Martin Barke
Ulf Schlichtmann
Skip Abstract Section
Abstract
The demands on system robustness and its immunity against perturbations are getting increasingly important. Nearly everybody has an intuitive understanding of what robustness means, but there is no proper way how to measure robustness of integrated circuits already during the design phase. Therefore, a general cross-layer robustness model and methods to quantitatively measure robustness are presented. Moreover, these methods are refined to predict the robustness against degradation of digital circuits due to aging effects.
- Martin Barke, Michael Kaergel, Weiyun Lu, Felix Salfelder, Lars Hedrich, Markus Olbrich, Martin Radetzki, and Ulf Schlichtmann. 2012. Robustness validation of integrated circuits and systems. In Proceedings of the Asia Symposium on Quality Electronic Design (ASQED'12). 145--154.Google Scholar
Cross Ref
- Martin Barke, Veit B. Kleeberger, Christoph Werner, Doris Schmitt-Landsiedel, and Ulf Schlichtmann. 2013. Analysis of aging mitigation techniques for digital circuits considering recovery effects. In Proceedings of the EDA Workshop. 19--24.Google Scholar
- Martin Barke, Michael Kaergel, Markus Olbrich, and Ulf Schlichtmann. 2014. Robustness measurement of integrated circuits and its adaptation to aging effects. Microelectron. Reliab. 54, 6--7, 1058--1065.Google ScholarCross Ref
- Franc Brglez. 1985. Neutral netlist of ten combinational benchmark circuits and a target translator in FORTRAN. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'85). 677--692.Google Scholar
- Ilja N. Bronstein, Konstantin A. Semendjajew, Gerhard Musiol, and Heiner Muhlig. 2005. Taschenbuch der Mathematik ( (6. Auflage) ed.). Verlag Harri Deutsch, Frankfurt am Main.Google Scholar
- Brent Bryan, Jeff Schneider, Robert C. Nichol, Christopher J. Miller, Christopher R. Genovese, and Larry Wasserman. 2005. Active learning for identifying function threshold boundaries. http://papers.nips.cc/paper/2940-active-learning-for-identifying-function-threshold-boundaries.pdf.Google Scholar
- Noel Cressie. 1990. The origins of kriging. Math. Geol. 22, 3, 239--253.Google ScholarCross Ref
- Scott Davidson. 1999. ITC'99 benchmark circuits—Preliminary results. In Proceedings of the IEEE International Test Conference (ITC'99). 1125.Google Scholar
- Behdis Eslamnour and Shoukat Ali. 2009. Measuring robustness of computing systems. Simul. Modell. Practice Theory 17, 9, 1457--1467.Google ScholarCross Ref
- Gaël Guennebaud, Benoit Jacob, Philip Avery, Abraham Bachrach, Sebastien Barthelemy, et al. 2010. Eigen v3. http://eigen.tuxfamily.org.Google Scholar
- Nicholas J. Higham. 1996. Accuracy and Stability of Numerical Algorithms. Society of Industrial and Applied Mathematics. http://epubs.siam.org/doi/book/10.1137/1.9780898718027. Google ScholarDigital Library
- Dominik Lorenz, Georg Georgakos, and Ulf Schlichtmann. 2009. Aging analysis of circuit timing considering NBTI and HCI. In Proceedings of the IEEE International On-Line Testing Symposium (IOLTS'09). 3--8.Google ScholarCross Ref
- Dominik Lorenz, Martin Barke, and Ulf Schlichtmann. 2010. Aging analysis at gate and macro cell level. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'10). 77--84. Google ScholarDigital Library
- Jorge Nocedal and Stephen J. Wright. 1999. Numerical Optimization. Springer.Google Scholar
- Martin Radetzki, Oliver Bringmann, Wolfgang Nebel, Markus Olbrich, Felix Salfelder, and Ulf Schlichtmann. 2010. Robustheit nanoelektronischer Schaltungen und Systeme. In 4. GMM/GI/ITG-Fachtagung Zuver- lässigkeit und Entwurf (ZuE). 9--16. http://www.iti.uni-stuttgart.de/∼radetzki/publications/zue2010.pdf.Google Scholar
- SAE. 2007. Handbook for robustness validation of semiconductor devices in automotive applications-SAE international standard J1879. http://standards.sae.org/j1879_200710/.Google Scholar
- SAE. 2008. Handbook for robustness validation of automotive electrical/electronic modules---SAE international standard J1211. http://standards.sae.org/j1211_200904/.Google Scholar
- Udo Sobe, Karl-Heinz Rooch, and Michael Pronath. 2008. Robust analog design for automotive applications by design centering with safe operating areas. In Proceedings of the International Symposium on Quality Electronic Design (ISQED'08). 848--854. Google ScholarDigital Library
- Michael L. Stein. 1999. Interpolation of Spatial Data-Some Theory for Kriging. Springer.Google Scholar
- Chandramouli Visweswariah, Kaushik Ravindran, Kermin Kalafala, Steven G. Walker, Sambasivan Narayan, Daniel K. Beece, Jeff Piaget, Natesan Venkateswaran, and Jeffery G. Hemmett. 2006. First-order incremental block-based statistical timing analysis. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 25, 10, 2170--2179. Google ScholarDigital Library
- Wenping Wang, Shengqi Yang, Sarvesh Bhardwaj, Rakesh Vattikonda, Sarma Vrudhula, Frank Liu, and Yu Cao. 2007. The impact of NBTI on the performance of combinational and sequential circuits. In Proceedings of the ACM/IEEE Design Automation Conference (DAC'07). 364--369. Google ScholarDigital Library
- Kai-Chang Wu and Diana Marculescu. 2009. Joint logic restructuring and pin reordering against NBTI-induced performance degradation. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE'09). 75--80. Google ScholarDigital Library
Index Terms
- A Cross-Layer Approach to Measure the Robustness of Integrated Circuits
Recommendations
Concurrent HCI-NBTI: worst case degradation condition for 65 nm p-channel SOI MOSFETs
Concurrent HCI-NBTI is observed to lead to worst case degradation for the Input/Output (I/O) and core logic/high speed (HS) SOI p-channel MOSFETs from 65nm technology. HC stress degradation at room temperature in I/O PMOSFET devices shows NBTI-like ...
NBTI-Aware Design of Integrated Circuits: A Hardware-Based Approach for Increasing Circuits' Life Time
Advances in CMOS technology have made possible the increase of integrated circuit's density, which impacts directly on the circuit's performance. However, technology scaling poses some reliability concerns that directly affect the circuit's lifetime. ...
Input and transistor reordering for NBTI and HCI reduction in complex CMOS gates
GLSVLSI '12: Proceedings of the great lakes symposium on VLSIAs CMOS feature size scales to the nanometer regime, transistor aging mostly due to Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI), has emerged as a major reliability concern. Threshold voltage shift causes the circuit to ...
Comments