skip to main content
10.1145/2744769.2744898acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Randomness meets feedback: stochastic implementation of logistic map dynamical system

Published: 07 June 2015 Publication History

Abstract

Stochastic Computing (SC) is a digital computation approach that operates on random bit streams to perform complex tasks with much smaller hardware footprint compared to conventional approaches that employ binary radix. For stochastic logic to work, the input random bit streams have to be independent, which is a challenge when implementing system with feedback: outputs that are generated based on input bit streams would be correlated to those streams and cannot be readily combined as inputs to stochastic logic for another iteration of the function. We propose re-randomization techniques for stochastic computing and use the Logistic Map xr x(1-x) as a case study for dynamical systems in general. We show that complex behaviors such as period-doubling and chaos do indeed occur in digital logic with only a few gates operating on a few 0's and 1's. We employ a number of techniques such as random number generator sharing and using table-lookup pre-computations to significantly reduce the total energy of the computation. Compared to the conventional binary approach, we achieve between 8% and 25% energy consumption.

References

[1]
B. R. Gaines, "Stochastic Computing Systems," Advances in Information Systems Science, J. F. Tou, ed., vol. 2, chapter 2, pp. 37--172, New York: Plenum, 1969.
[2]
J. von Neumann, "Probabilistic logics and the synthesis of reliable organisms from unreliable components," Automata Studies, pp. 43--98, Princeton University Press, 1956.
[3]
Armin Alaghi and John P. Hayes, "Survey of Stochastic Computing," ACM Transactions on Embedded Computing Systems (TECS), 2013.
[4]
Xin Li, Weikang Qian, Marc D. Riedel, Kia Bazargan, and David J. Lilja, "A Reconfigurable Stochastic Architecture for Highly Reliable Computing", Great Lakes Symposium (GLSVLSI), 2009.
[5]
B. Brown and H. Card, "Stochastic neural computation I: Computational elements," IEEE Trans. Comput., vol. 50, no. 9, pp. 891--905, 2001.
[6]
P. Li, W. Qian, M. D. Reidel, K. Bazargan, D. Lilja, "The synthesis of linear finite state machine based stochastic computational elements," ASPDAC 2012.
[7]
A Alaghi, C Li, JP Hayes, "Stochastic Circuits for Real-Time Image-Processing Applications", Design Automation Conference, 2013.
[8]
G. Sarkis and W. J. Gross, "Efficient Stochastic Decoding of Non-Binary LDPC Codes with Degree-Two Variable Nodes", IEEE Communications Letters, Vol. 16, No. 3, March 2012, pp. 389--391.
[9]
Jienan Chen, Jianhao Hu: Sliding Window Method for stochastic LDPC decoder. ISCAS 2011: 1307--1310.
[10]
Naman Saraf, Kia Bazargan, David Lilja and Marc Riedel, "IIR Filters Using Stochastic Arithmetic", Design, Automation and Test in Europe (DATE), 2014.
[11]
Jienan Chen, Jianhao Hu, Shuyang Li: Low power digital signal processing scheme via stochastic logic protection. ISCAS 2012: 3077--3080.
[12]
Peng Li, David J. Lilja, Weikang Qian, Kia Bazargan, and Marc D. Riedel, "Computation on Stochastic Bit Streams: Digital Image Processing Case Studies," IEEE Transactions on Very Large Scale Integration (TVLSI), 2013.
[13]
Steven H. Strogatz, "Nonlinear Dynamics and Chaos: with Applications to Physics, Biology, Chemistry and Engineering", Westview Press, pp. 512, 2001.
[14]
Weikang Qian; Riedel, M. D., "The synthesis of robust polynomial arithmetic with stochastic logic," Design Automation Conference, 2008. DAC 2008. 45th ACM/IEEE, vol., no., pp. 648,653, 8--13 June 2008
[15]
Weikang Qian; Xin Li; Riedel, M. D.; Bazargan, K.; Lilja, D. J., "An Architecture for Fault-Tolerant Computation with Stochastic Logic," Computers, IEEE Transactions on, vol. 60, no. 1, pp. 93,105, Jan. 2011

Cited By

View all
  • (2024)Efficient Realization of an SC Circuit with Feedback and Its ApplicationsIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.2023EAP1019E107.A:7(958-965)Online publication date: 1-Jul-2024
  • (2024)SimBU: Self-Similarity-Based Hybrid Binary-Unary Computing for Nonlinear FunctionsIEEE Transactions on Computers10.1109/TC.2024.339851273:9(2192-2205)Online publication date: 1-Sep-2024
  • (2023)Approximate Hybrid Binary-Unary Computing with Applications in BERT Language Model and Image ProcessingProceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays10.1145/3543622.3573181(165-175)Online publication date: 12-Feb-2023
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '15: Proceedings of the 52nd Annual Design Automation Conference
June 2015
1204 pages
ISBN:9781450335201
DOI:10.1145/2744769
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 June 2015

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Research-article

Funding Sources

Conference

DAC '15
Sponsor:
DAC '15: The 52nd Annual Design Automation Conference 2015
June 7 - 11, 2015
California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)6
  • Downloads (Last 6 weeks)0
Reflects downloads up to 13 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2024)Efficient Realization of an SC Circuit with Feedback and Its ApplicationsIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.2023EAP1019E107.A:7(958-965)Online publication date: 1-Jul-2024
  • (2024)SimBU: Self-Similarity-Based Hybrid Binary-Unary Computing for Nonlinear FunctionsIEEE Transactions on Computers10.1109/TC.2024.339851273:9(2192-2205)Online publication date: 1-Sep-2024
  • (2023)Approximate Hybrid Binary-Unary Computing with Applications in BERT Language Model and Image ProcessingProceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays10.1145/3543622.3573181(165-175)Online publication date: 12-Feb-2023
  • (2023)Constant Coefficient Multipliers Using Self-Similarity-Based Hybrid Binary-Unary Computing2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD57390.2023.10323844(1-7)Online publication date: 28-Oct-2023
  • (2023)Optimizing Hybrid Binary-Unary Hardware Accelerators Using Self-Similarity Measures2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)10.1109/FCCM57271.2023.00020(105-113)Online publication date: May-2023
  • (2022)Approximating stochastic numbers to reduce latencyit - Information Technology10.1515/itit-2021-004164:3(109-118)Online publication date: 10-May-2022
  • (2020)Parallel Unary Computing Based on Function DerivativesACM Transactions on Reconfigurable Technology and Systems10.1145/341846414:1(1-25)Online publication date: 28-Oct-2020
  • (2020)Deterministic Shuffling Networks to Implement Stochastic Circuits in ParallelIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2020.298473128:8(1821-1832)Online publication date: Aug-2020
  • (2020)Hybrid Binary-Unary Hardware AcceleratorIEEE Transactions on Computers10.1109/TC.2020.297159669:9(1308-1319)Online publication date: 1-Sep-2020
  • (2019)Hybrid binary-unary hardware acceleratorProceedings of the 24th Asia and South Pacific Design Automation Conference10.1145/3287624.3287706(210-215)Online publication date: 21-Jan-2019
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media