Jae-Won Jang
ABSTRACT
Spin-Transfer Torque Random Access Memory (STTRAM) is a possible candidate for universal memory due to its high-speed, low-power, non-volatility, and low cost. Although attractive, STTRAM is susceptible to contactless tampering through malicious exposure to magnetic field with the intention to steal or modify the bitcell content. In this paper, for the first time to our knowledge, we analyze the impact of magnetic attacks on STTRAM using micro-magnetic simulations. Next, we propose a novel array-based sensor to detect the polarity and magnitude of such attacks and then propose two design techniques to mitigate the attack, namely, array sleep with encoding and variable strength Error Correction Code (ECC). Simulation results indicate that the proposed sensor can reliably detect an attack and provide sufficient compensation window (few ns to ~100us) to enable proactive protection measures. Finally, we shows that variable-strength ECC can adapt correction capability to tolerate failures with various strength of an attack.
- Driskill-Smith, A. Latest advances and future prospects of STT-RAM. In Non-Volatile Memories Workshop. 2010.Google Scholar
- J.-G. Zhu, "Magnetoresistive Random Access Memory: Path to Competiveness and Scalability", Proceedings of the IEEE, 2008.Google Scholar
- http://en.wikipedia.org/wiki/Magnet.Google Scholar
- Kryder, Mark H et al. "After hard drives---What comes next?." Magnetics, IEEE Transactions on 45, no. 10 (2009): 3406--3413.Google ScholarCross Ref
- SGMI Research Themes & Subjects. Online: http://www.samsung.com/global/business/semiconductor/html/news-events/file/SGMI_Request_for_Proposal.pdfGoogle Scholar
- Zhang, Jianwei et al. Identification of transverse spin currents in noncollinear magnetic structures. Physical review letters 93, no. 25 (2004): 256602.Google Scholar
- Kultursay, Emre, Mahmut Kandemir, Anand Sivasubramaniam, and Onur Mutlu. "Evaluating STT-RAM as an energy-efficient main memory alternative." In Performance Analysis of Systems and Software (ISPASS), 2013 IEEE International Symposium on, pp. 256--267. IEEE, 2013.Google Scholar
- E. Chen et al. Advances and Future Prospects of Spin-Transfer Torque Random Access Memory. Magnetics, IEEE Transactions on, 46(6), June 2010.Google Scholar
- Donahue, Michael Joseph et al. OOMMF User's guide. US Department of Commerce, Technology Administration, National Institute of Standards and Technology, 1999.Google Scholar
- Nikonov, D. Online Lecture, Topic: "Course on Beyond CMOS Computing." June. 06, 2013. https://nanohub.org/resources/18347Google Scholar
- Srinivasan, Srikant. "All spin logic: Modeling multi-magnet networks interacting via spin currents." (2012).Google Scholar
- Behin-Aein, Behtash et al, "Proposal for an all-spin logic device with built-in memory", Nature nanotechnology 5, no. 4 (2010): 266--270.Google ScholarCross Ref
- J. Park et al. "Dynamic Bit-width Adaptation in DCT: An Approach for Trade off Image Quality and Computation Energy", IEEE Trans. on VLSI, vol. 18, no. 5, pp. 787--793, May 2010. Google ScholarDigital Library
- S. Lin et al, Error Control Coding, 2nd ed. Prentice Hall, 2004.Google Scholar
- S. Paul et al, "Reliability-Driven ECC Allocation for Multiple Bit Error Resilience in Processor Cache", IEEE Trans. Comput. 2011. Google ScholarDigital Library
Index Terms
- Self-correcting STTRAM under magnetic field attacks
Recommendations
Performance Impact of Magnetic and Thermal Attack on STTRAM and Low-Overhead Mitigation Techniques
ISLPED '16: Proceedings of the 2016 International Symposium on Low Power Electronics and DesignIn this paper, we analyze the fundamental vulnerabilities of Spin-Torque-Transfer RAM on magnetic field and temperature that can be exploited by adversaries with an intent to trigger soft performance failures. We present novel attack vectors and their ...
Impact of process-variations in STTRAM and adaptive boosting for robustness
DATE '15: Proceedings of the 2015 Design, Automation & Test in Europe Conference & ExhibitionSpin-Torque Transfer Random Access Memory (STTRAM) is a promising technology for high density on-chip cache due to low standby power. Additionally, it offers fast access time, good endurance and retention. However, it suffers from poor write latency and ...
A circuit-architecture co-optimization framework for exploring nonvolatile memory hierarchies
Many new memory technologies are available for building future energy-efficient memory hierarchies. It is necessary to have a framework that can quickly find the optimal memory technology at each hierarchy level. In this work, we first build a circuit-...
Comments