Ajay Kashyap
ABSTRACT
Providing high quality automotive electronics with low power consumption and high operating performance requires excellent engineering methodology using the most accurate models (APL, CMM, .libs etc). Dynamic voltage drop affects power, timing and reliability of a design. In order to see the correct hot spots and decide on the appropriate counter measures without over-design, it is crucial to have the most accurate models. This presentation discusses the accuracy requirements at Infineon and the established dynamic voltage drop sign-off flow based on absolute voltage levels that affect the data integrity, as well as switching (timing) and non-switching (signal noise) signals.
The automobile has evolved from merely a vehicle for simple transport to a rolling electro-mechanical lab, filled with lots of sophisticated electronics that must work in concert with complex mechanical components. To attain this objective, it is necessary to establish a system of close cooperation between the automobile industry and the electronics industry, and also to produce parts of high reliability for use in automotive electronic devices. In order to produce "100% reliable" products, it is imperative to have high quality reliability measures. The presentation will also discuss how at Infineon we make sure to check and fix different reliability issues.
- Y. Kanno, Y. Kondoh, T. Irita, K. Hirose, Y. Mori, Y. Yasu, S. Komatsu, and H. Mizuno, "In-situ measurement of supply-noise maps with millivolt accuracy and nanosecond-order time resolution," Solid-State Circuits, IEEE Journal of, vol. 42, no. 4, pp. 784--789, 2007.Google Scholar
Cross Ref
- Ploss, R. and Mueller, A. and Leteinturier, P., 2008, "Solving automotive challenges with Electronics", 2008 VLSI-TSA SymposiumGoogle Scholar
- T. Okumoto, M. Nagata, and K. Taki, "A built-in technique for probing power-supply noise distribution within large-scale digital integrated circuits," in VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on, 2004, pp. 98--101.Google Scholar
- M. Nagata, T. Okumoto, and K. Taki, "A built-in technique for probing power supply and ground noise distribution within large-scale digital integrated circuits," Solid-State Circuits, IEEE Journal of, vol. 40, no. 4, pp. 813--819, 2005.Google ScholarCross Ref
- S. Lin, M. Nagata, K. Shimazake, K. Satoh, M. Sumita, H. Tsujikawa, and A. Yang, "Full-chip vectorless dynamic power integrity analysis and verification against 100uV/100ps-resolution measurement," in Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004, 2004, pp. 509--512.Google Scholar
- Sebastian Dietel and Tim Braeuniger and Holger Eisenreich and Georg Ellguth and Ulrich Fiedler and Stefan Haenzsche and Stephan Henker and Sebastian Hoeppner and Rene Schueffny, 2014, A Compact on-Chip IR-Drop Measurement System in 28 nm CMOS Technology, International Conference on Circuits and Systems (ISCAS), 2014, p. 1219--1222Google ScholarCross Ref
- Lin, C.-W.; Ming-Chao Tsai; Kuang-Yao Lee; Tai-Chen Chen; Ting-Chi Wang; Yao-Wen Chang, Recent Research and Emerging Challenges in Physical Design for Manufacturability/Reliability Design Automation Conference, 2007. ASP-DAC '07. Asia and South PacificGoogle Scholar
Index Terms
- Achieving power and reliability sign-off for automotive semiconductor designs
Recommendations
Practical aspects of reliability analysis for IC designs
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceVoltage analysis is a major part of design-in reliability as voltage is the driver for electric degradation in dielectrics and MOS devices. Particularly, voltage has the largest influence on gate oxide reliability. An important trend designers should be ...
Reliability improvement of logic and clock paths in power-efficient designs
Special Issue on Reliability and Device Degradation in Emerging Technologies and Special Issue on WoSAR 2011Performance degradation due to transistor aging is a significant impediment to high-performance IC design due to increasing concerns of reliability mechanisms such as negative-bias-temperature-instability (NBTI). The concern only grows with technology ...
Post sign-off leakage power optimization
DAC '11: Proceedings of the 48th Design Automation ConferenceWith the scaling down of the CMOS technologies, leakage power is becoming an increasingly important issue in IC design. There is a trade-off between subthreshold leakage power consumption and clock frequency in the circuit; i.e., for higher performance, ...
Comments