skip to main content
10.1145/2795122.2795128acmconferencesArticle/Chapter ViewAbstractPublication PagesiscaConference Proceedingsconference-collections
research-article

Adopting new learning strategies for computer architecture in higher education: case study: building the S3 microprocessor in 24 hours

Published:13 June 2015Publication History

ABSTRACT

Teaching computer architecture is a difficult task, especially to inexperienced students who prefer developing their java programing skills rather than understanding how machine instructions are executed effectively on a silicon black box. Because manipulating electronic components in a classroom is highly complex and complicated, teaching activities used to be aligned to simulation and exercises on paper. During the last 2 years we have developed a set of practical experimentations on FPGA boards. From scratch the students, in twelve 2 hour lessons, build their own processors and execute small programs on them with their own assembler and assembly language. A step by step approach permits the students to understand by design the different concepts of processors that are introduced during the lectures. All the labs are based on intuitive realization of elementary bricks and then combining them like a game of Legos. The results after two years are more than positive and some students have chosen to pursue a Masters of Computer Science with a particular interest in architecture design. The S3 processor can be considered as PBL (Project Based Learning) that covers all revised Bloom's taxonomy levels of knowledge acquisition.

References

  1. Grunbacher, Herbert, and Maziar Khosravipour, "Teaching Computer Architecture."Google ScholarGoogle Scholar
  2. Shine, V. J., and P. K. Sathish, "Teaching Computer Architecture Using Simulation Tools." International Journal of Computer Science & Information Technologies 5.2 (2014).Google ScholarGoogle Scholar
  3. Wolffe, Gregory S., et al. "Teaching computer organization/architecture with limited resources using simulators." ACM SIGCSE Bulletin. Vol. 34. No. 1. ACM, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Cifredo-Chacón, M., Ángel Quirós-Olozábal, and José María Guerrero-Rodríguez, "Computer architecture and FPGAs: A learning-by-doing methodology for digital-native students." Computer Applications in Engineering Education (2015). Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Machanick, Philip, "Experience of applying Bloom's Taxonomy in three courses." Proc. Southern African Computer Lecturers' Association Conference. 2000.Google ScholarGoogle Scholar
  6. Forehand, Mary, "Bloom's taxonomy." Emerging perspectives on learning, teaching, and technology (2010): 41--47.Google ScholarGoogle Scholar
  7. Kastelan, Ivan, M. Barak, V. Sruk, M. Anastassova, M. Temerinac, "An approach to the evaluation of embedded engineering study programs." Information & Communication Technology Electronics & Microelectronics (MIPRO), 2013 36th International Convention on. IEEE, 2013.Google ScholarGoogle Scholar
  8. "Computer Science Curricula 2013 Curriculum Guidelines for Undergraduate Degree Programs in Computer Science", http://www.acm.org/education/CS2013-final-report.pdfGoogle ScholarGoogle Scholar
  9. Solomon, Gwen, "Project-based learning: A primer." TECHNOLOGY AND LEARNING-DAYTON-23.6 (2003): 20--20.Google ScholarGoogle Scholar
  10. Martínez-Monés, Alejandra, E. Gómez-Sánchez, Y. A. Dimitriadis, "Multiple case studies to enhance project-based learning in a computer architecture course." Education, IEEE Transactions on 48.3 (2005): 482--489. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Djordjevic, Jovan, Bosko Nikolic, and Aleksandar Milenkovic, "Flexible web-based educational system for teaching computer architecture and organization." Education, IEEE Transactions on 48.2 (2005): 264--273. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. www.digilentinc.comGoogle ScholarGoogle Scholar
  13. http://sourceforge.net/projects/gnuwin32/files/sed/4.2.1/sed-4.2.1-setup.exe/downloadGoogle ScholarGoogle Scholar
  14. Poduel, Bikash, P. Kanasakar, S. R. Chhetri, S. R. Joshi, "Design and Implementation of Synthesizable 32-bit Four Stage Pipelined RISC Processor in FPGA Using Verilog/VHDL." Nepal Journal of Science and Technology 15.1 (2015): 81--88.Google ScholarGoogle ScholarCross RefCross Ref
  15. Lee, Jong Hyuk, S. E. Lee, H. C. Yu, T. Suh, "Pipelined cpu design with fpga in teaching computer architecture." Education, IEEE Transactions on 55.3 (2012): 341--348. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Vitolo, Theresa, and Chris Coulston. "Taxonomy of information literacy competencies." Journal of Information Technology Education: Research 1.1 (2002): 43--52.Google ScholarGoogle Scholar

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in
  • Published in

    cover image ACM Conferences
    WCAE '15: Proceedings of the Workshop on Computer Architecture Education
    June 2015
    64 pages
    ISBN:9781450337175
    DOI:10.1145/2795122

    Copyright © 2015 ACM

    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 13 June 2015

    Permissions

    Request permissions about this article.

    Request Permissions

    Check for updates

    Qualifiers

    • research-article

    Acceptance Rates

    WCAE '15 Paper Acceptance Rate9of10submissions,90%Overall Acceptance Rate9of10submissions,90%

    Upcoming Conference

    ISCA '24

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader