Michael J. Wirthlin
ABSTRACT
Processors are an essential component in most satellite payload electronics and handle a variety of functions including command handling and data processing. There is growing interest in implementing soft processors on commercial FPGAs within satellites. Commercial FPGAs offer reconfigurability, large logic density, and I/O bandwidth; however, they are sensitive to ionizing radiation and systems developed for space must implement single-event upset mitigation to operate reliably. This paper investigates the improvements in reliability of a LEON3 soft processor operating on a SRAM-based FPGA when using triple-modular redundancy and other processor-specific mitigation techniques. The improvements in reliability provided by these techniques are validated with both fault injection and heavy ion radiation tests. The fault injection experiments indicate an improvement of 51× and the radiation testing results demonstrate an average improvement of 10×. Orbit failure rate estimations were computed and suggest that the TMR LEON3 processor has a mean-time to failure of over 76 years in a geosynchronous orbit.
- J.G. Tong, ID.L. Anderson, and M.AS. Khalid. Soft-core processors for embedded systems. In Microelectronics, 2006. ICM '06. International Conference on, pages 170--173, Dec 2006.Google Scholar
Cross Ref
- R. Katz, K. LaBel, J.J. Wang, B. Cronquist, R. Koga, S. Penzin, and G. Swift. Radiation effects on current field programmable technologies. IEEE Transactions on Nuclear Science, 44(6):1945--1956, December 1997.Google ScholarCross Ref
- F. Lima Kastensmidt, L. Sterpone, L. Carro, and M. Sonza Reorda. On the optimal design of triple modular redundancy logic for SRAM-based FPGAs. In Proceedings of the Conference on Design, Automation and Test in Europe - Volume 2, DATE '05, pages 1290--1295, Washington, DC, USA, 2005. IEEE Computer Society. Google ScholarDigital Library
- Carl Carmichael, Michael Caffrey, and Anthony Salazar. Correcting single-event upsets through Virtex partial configuration. Technical report, Xilinx Corporation, June 1, 2000. XAPP216 (v1.0).Google Scholar
- I. Herrera-Alzu and M. Lopez-Vallejo. Design techniques for Xilinx Virtex FPGA configuration memory scrubbers. Nuclear Science, IEEE Transactions on, 60(1):376--385, Feb 2013.Google Scholar
- L. Sterpone and M. Violante. Analysis of the robustness of the TMR architecture in SRAM-based FPGAs. Nuclear Science, IEEE Transactions on, 52(5):1545--1549, oct. 2005.Google Scholar
- M.A. Aguirre, J.N. Tombs, F. Muoz, V. Baena, H. Guzman, J. Napoles, A. Torralba, A. Fernandez-Leon, F. Tortosa-Lopez, and D. Merodio. Selective protection analysis using a SEU emulator: Testing protocol and case study over the Leon2 processor. Nuclear Science, IEEE Transactions on, 54(4):951--956, Aug 2007.Google Scholar
- C.A. Hulme, H.H. Loomis, A.A. Ross, and Rong Yuan. Configurable fault-tolerant processor (CFTP) for spacecraft onboard processing. In Aerospace Conference, 2004. Proceedings. 2004 IEEE, volume 4, pages 2269--2276 Vol.4, March 2004.Google ScholarCross Ref
- J. Perez Acle, M.S. Reorda, and M. Violante. Implementing a safe embedded computing system in SRAM-based FPGAs using IP cores: A case study based on the Altera NIOS-II soft processor. In Circuits and Systems (LASCAS), 2011 IEEE Second Latin American Symposium on, pages 1--5, Feb 2011.Google ScholarCross Ref
- F. Abate, L. Sterpone, C.A. Lisboa, L. Carro, and M. Violante. New techniques for improving the performance of the lockstep architecture for SEEs mitigation in FPGA embedded processors. Nuclear Science, IEEE Transactions on, 56(4):1992--2000, Aug 2009.Google Scholar
- M. Violante, C. Meinhardt, R. Reis, and M.S. Reorda. A low-cost solution for deploying processor cores in harsh environments. Industrial Electronics, IEEE Transactions on, 58(7):2617--2626, July 2011.Google Scholar
- C. Gauer, B.J. LaMeres, and D. Racek. Spatial avoidance of hardware faults using FPGA partial reconfiguration of tile-based soft processors. In Aerospace Conference, 2010 IEEE, pages 1--11, March 2010.Google ScholarCross Ref
- Frederico Ferlini, Felipe A. da Silva, E.A. Bezerra, and Djones V. Lettnin. Non-intrusive fault tolerance in soft processors through circuit duplication. In Test Workshop (LATW), 2012 13th Latin American, pages 1--6, April 2012. Google ScholarDigital Library
- Gregory Miller, Carl Carmichael, and Gary Swift. Mitigation, design flow and troubleshooting a soft processor in a complex FPGA. In Military and Aerospace Programmable Logic Devices (MAPLD) Workshop, 2008.Google Scholar
- Gregory Miller, Carl Carmichael, Gary Swift, Mike Pratt, and Gregory R. Allen. Preliminary analysis of a soft-core processor in a Rad Hard by Design Field Programmable Gate Array. In Military and Aerospace Programmable Logic Devices (MAPLD) Workshop, 2009.Google Scholar
- IEEE standard for a 32-bit microprocessor architecture. IEEE Std 1754--1994, pages 1--, 1995.Google Scholar
- Aeroflex gaisler LEON3 processor. http://www.gaisler.com/index.php/products/processors/leon3.Google Scholar
- Luo Pei and Zhang Jian. A high reliable SOC on-board computer based on Leon3. In Computer Science and Automation Engineering (CSAE), 2012 IEEE International Conference on, volume 1, pages 360--363, May 2012.Google ScholarCross Ref
- Michael R. Gardiner. An evaluation of soft processors as a reliable computing platform. Master's thesis, Brigham Young University, 2015.Google Scholar
- GRTools. http://www.gaisler.com/index.php/downloads/grtools.Google Scholar
- Jonathan M. Johnson and Michael J. Wirthlin. Voter insertion algorithms for FPGA designs using triple modular redundancy. In Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '10, pages 249--258, New York, NY, USA, 2010. ACM. Google ScholarDigital Library
- M. Niknahad, O. Sander, and J. Becker. A study on fine granular fault tolerance methodologies for FPGAs. In Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2011 6th International Workshop on, pages 1--5, June 2011.Google ScholarCross Ref
- Brendan Bridgford, Carl Carmichael, and Chen Wei Tseng. Single-event upset mitigation selection guide. Technical Report 1, Xilinx Corporation, 2008. Xilinx Application Note XAPP987.Google Scholar
- R. Do. The details of triple modular redundancy: An automated mitigation method of I/O signals. In The prooceedings of the Military and Aerospace Programmable Logic Devices, 2011.Google Scholar
- BL-TMR and BYU Edif Tools. http://sourceforge.net/projects/byuediftools/.Google Scholar
- N. Rollins, M. Fuller, and M.J. Wirthlin. A comparison of fault-tolerant memories in SRAM-based FPGAs. In Aerospace Conference, 2010 IEEE, pages 1--12, March 2010.Google ScholarCross Ref
- Xilinx Coproration. 7 Series FPGAs Memory Resources: User Guide. UG473 (v1.11), November 12, 2014.Google Scholar
- Daniel P. Siewiorek and Robert S. Swarz. Reliable Computer Systems. A. K. Peters, 1998.Google Scholar
- F. Lima, C. Carmichael, J. Fabula, R. Padovani, and R. Reis. A fault injection analysis of Virtex FPGA TMR design methodology. In Proceedings of the 6th European Conference on Radiation and its Effects on Components and Sysemts (RADECS 2001), 2001.Google Scholar
- M.S. Reorda, L. Sterpone, and M. Violante. Multiple errors produced by single upsets in FPGA configuration memory: a possible solution. In Test Symposium, 2005. European, pages 136--141, May 2005. Google ScholarDigital Library
- A.J. Tylka, J.H. Adams, P.R. Boberg, B. Brownstein, W.F. Dietrich, E.O. Flueckiger, E.L. Petersen, M.A. Shea, D.F. Smart, and E.C. Smith. Creme96: A revision of the cosmic ray effects on micro-electronics code. Nuclear Science, IEEE Transactions on, 44(6):2150--2160, Dec 1997.Google Scholar
Index Terms
- SEU Mitigation and Validation of the LEON3 Soft Processor Using Triple Modular Redundancy for Space Processing
Recommendations
Voter insertion algorithms for FPGA designs using triple modular redundancy
FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arraysTriple Modular Redundancy (TMR) is a common reliability technique for mitigating single event upsets (SEUs) in FPGA designs operating in radiation environments. For FPGA systems that employ configuration scrubbing, majority voters are needed in all ...
Susceptibility Analysis of LEON3 Embedded Processor against Multiple Event Transients and Upsets
CSE '12: Proceedings of the 2012 IEEE 15th International Conference on Computational Science and EngineeringThis paper presents an analysis of the effects and propagations of different faults such as Single Event Transient (SET), Multiple Event Transients (MET), Single Event Upset (SEU) and Multiple Bit Upsets (MBU) by simulation-based fault injection into ...
Estimating Soft Processor Soft Error Sensitivity through Fault Injection
FCCM '15: Proceedings of the 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing MachinesSoft processors are increasingly used on SRAM-based FPGAs for reliable computing systems. In a radiation environment like space, the configuration memory used to configure a soft processor is sensitive to single event upsets (SEUs). Tools are needed to ...
Comments