Wen-mei W. Hwu
- 1."Three Architectural Models for Compiler- Controlled Speculative Execution", P. P. Chang, N. J. Warter, S. A. Mahlke, W. Y. Chen, and W. W. Hwu, IEEE Transactions on Computers, Vol. 44, No. 4, April 1995, pp. 481-494. Google Scholar
Digital Library
- 2."Sentinel Scheduling: A Model for Compiler- Controlled Speculative Execution", S. A. Mahlke, W. Y. Chen, R. A. Bringmann, R. E. Hank, W. W. Hwu, B. R. Rau, and M. S. Schlansker, ACM Transactions on Computer Systems, Vol. 11, No. 4, November 1993. Google ScholarDigital Library
Index Terms
- Retrospective: IMPACT: an architectural framework for multiple-instruction issue
Recommendations
Author retrospective for software trace cache
ACM International Conference on Supercomputing 25th Anniversary VolumeIn superscalar processors, capable of issuing and executing multiple instructions per cycle, fetch performance represents an upper bound to the overall processor performance. Unless there is some form of instruction re-use mechanism, you cannot execute ...
The impact of speculative execution on SMT processors
By executing two or more threads concurrently, Simultaneous MultiThreading (SMT) architectures are able to exploit both Instruction-Level Parallelism (ILP) and Thread-Level Parallelism (TLP) from the increased number of in-flight instructions that are ...
Author retrospective for code scheduling and register allocation in large basic blocks
ACM International Conference on Supercomputing 25th Anniversary VolumeIn 1987 we were working at the University of Wisconsin-Madison with Jim Smith, J. T. Hsieh, Koujuch Liou and Andrew Pleszkun on PIPE [4], an unorthodox 'decoupled access-execute processor.' The driving innovation of PIPE was the separation of ...
Comments