Kourosh Gharachorloo
Phillip Gibbons
John Hennessy
- 1.Sarita Adve and Mark Hill. Personal communication. March 1990.Google Scholar
- 2.Forest Baskett, Tom Jermoluk, and Doug Solomon. The 4D-MP graphics superworkstation: Computing + graphics -- 40 MIPS + 40 MFLOPS and 100,000 lighted polygons per second. In Proceedings of the 33rd IEEE Computer Socie~ International Conference - COMPCON 88, pages 468--471, February 1988.Google Scholar
- 3.W. C. Brantley, K. P. McAuliffe, and J. Weiss. RP3 processor-memory element. In Proceedings of the 1985 International Conference on Parallel Processing, pages 782-789, 1985.Google Scholar
- 4.Michel Dubois, Chxistoph Scheurich, and Fay6 Briggs. Memory access buffeting in multiprocessors, in Proceedings of the 13th Annual International Symposium on Computer Architecture, pages 434--442, June 1986. Google ScholarDigital Library
- 5.James R. Goodman. Cache consistency and sequential consistency. Technical Report no. 61, SCI Committee, March 1989.Google Scholar
- 6.Anoop Gupta, Milind Tambe, Dirk Kalp, Charles Forgy, and Allen Newell. Parallel implementation of OPS5 on the Encore multiprocessor: Results and analysis. International Journal of Parallel Programming, 17(2):95-124, 1988. Google ScholarDigital Library
- 7.Leslie Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Transactions on Computers, C-28(9):241-248, September 1979.Google Scholar
- 8.Dan Lcnoski, James Laudon, Kourosh Gharachorloo, Anoop Gupta, and John Hennessy. The directory-based cache coherence protocol for the DASH multiproce.ssor. In Proceedings of the 17th Annual International Symposium on Computer Architecture, May 1990. Google ScholarDigital Library
- 9.G. F. Pfister, W. C. Brantley, D. A. George, S. L. Harvey, W. J. Kleinfelder, K. P. McAuliffe, E. A. Melton, V. A. Norton, and J. Weiss. The IBM research parallel processor prototype (RP3): introduction and architccm~. In Proceedings of the 1985 International Conference on Parallel Processing, pages 764-77 i, 1985.Google Scholar
- 10.C. Scheurich and M. Dubois. Correct memory operation of cache-based multiprocessors. In Proceedings of the 14th Annual International Symposium on Computer Architec. ture, pages 234--243, June 1987. Google ScholarDigital Library
- 11.Christoph Scheurich. Access Ordering and Coherence in Shared Memory Multiprocessors. PhD thesis, University of Southern Califomia, May 1989. Google ScholarDigital Library
- 12.G. E. Schmidt. The Butterfly parallel processor. In Proceedings of the Second International Conference on Supercomputing, pages 362-365, 1987.Google Scholar
- 13.Dennis Shasha and Marc Snir. Efficient and correct execution of parallel programs that share memory. ACM Transactions on Programming Languages and Systems, 10(2):282-312, April 1988. Google ScholarDigital Library
Index Terms
- Memory consistency and event ordering in scalable shared-memory multiprocessors
Recommendations
Memory consistency and event ordering in scalable shared-memory multiprocessors
Special Issue: Proceedings of the 17th annual international symposium on Computer ArchitectureScalable shared-memory multiprocessors distribute memory among the processors and use scalable interconnection networks to provide high bandwidth and low latency communication. In addition, memory accesses are cached, buffered, and pipelined to bridge ...
Memory consistency and event ordering in scalable shared-memory multiprocessors
ISCA '90: Proceedings of the 17th annual international symposium on Computer ArchitectureScalable shared-memory multiprocessors distribute memory among the processors and use scalable interconnection networks to provide high bandwidth and low latency communication. In addition, memory accesses are cached, buffered, and pipelined to bridge ...
Comments