Jerry R. Burch
- 1.C. L. Berman and L. H. Trevillyan. Functional Comparison of Logic Designs for VLSI Circuits. In Proc. Intl. Conf. on Computer-Aided Design, pages 456-459, 1989.Google Scholar
Cross Ref
- 2.D. Brand. Verification of Large Synthesized Designs. In Proc. Intl. Conf. on Computer-Aided Design, pages 534-537, 1993. Google ScholarDigital Library
- 3.R.E. Bryant. Graph-based Algorithms for Boolean Function Manipulation. IEEE Transactions on Computers, C-35:677- 691, August 1986. Google ScholarDigital Library
- 4.J. Gu, P. W. Purdom, j. V. Franco, and B. W. Wah. Algorithms for the Satisfiability (SAT) Problem: A Survey. In D. Du, J. Gu, and P. M. Pardalos, editors, Satisfiability Problems: Theory and Applications. American Mathematical Society, 1997.Google Scholar
- 5.A. Gupta and P. Ashar. Integrating a Boolean Satisfiability Checker and BDDs for Combinational Equivalence Checking. In Proc. Intl. Conf. on VLSI Design, pages 222-225, Chennai, India, 1998. Google ScholarDigital Library
- 6.J. Jain, R. Mukherjee, and M. Fujita. Advanced Verification Techniques Based on Learning. In Proc. Design Automation Conf., pages 420-426, 1995. Google ScholarDigital Library
- 7.A. Kuehlmann and F. Krohm. Equivalence Checking using Cuts and Heaps. In Proc. Design Automation Conf., pages 263-268, 1997. Google ScholarDigital Library
- 8.W. Kunz, D. K. Pradhan, and S. Reddy. A Novel Framework for Logic Verification in a Synthesis Environment. IEEE Transactions on Computer-Aided Design of Integrated Circuits, 15(I):20-36, January 1996. Google ScholarDigital Library
- 9.David E. Long. BDD Manipulation Library. Public software. Carnegie Mellon University, Pittsburgh, PA, June 1993. ftp : / / emc. cs. cmu. edu/pub/bdd/bddlib, tar. Z.Google Scholar
- 10.Y. Matsunaga. An Efficient Equivalence Checker for Combinational Circuits. In Proc. Design Automation Conf., pages 629-634, 1996. Google ScholarDigital Library
- 11.R. Mu "kherjee, J. Jain, K. Takayama, M. Fujita, J. A. Abraham, and D. S. Fussell. FLOVER: Flitering Oriented Combinational Verification Approach. In Workshop Notes of International Workshop on Logic Synthesis, Tahoe City, CA, 1997.Google Scholar
- 12.D. K. Pradhan, D. Paul, and M. Chatterjee. VERILAT: Verification Using Logic Augmentation and Transformations. in Proc. Intl. Conf. on Computer-Aided Design, pages 88-95, 1996. Google ScholarDigital Library
- 13.B. Selman, H. Leveque, and D. Mitchell. A New Method for Solving Hard Satisfiability Problems. In Proc. of AAAI, pages 440--446, 1992.Google Scholar
- 14.E.M. Sentovich, K. J. Singh, C. Moon, H. Savoj, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Sequential Circuit Design Using Synthesis and Optimization. In Proc. intl. Conf. on Computer Design, pages 328--333, Cambridge, MA, October 1992. Google ScholarDigital Library
- 15.C.A.J. van Eijk. Formal Methods for the Verification of Digital Circuits. PhD thesis, Eindhoven University of Technology, Dept. of Electrical Engineering, Eindhoven, Netherlands, 1997.Google Scholar
Index Terms
- Tight integration of combinational verification methods
Recommendations
Formal Verification of Combinational Circuit
VLSID '97: Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia ApplicationsWith the increase in the complexity of present day systems, proving the correctness of a design has become a major concern. Simulation based methodologies are generally inadequate to validate the correctness of a design with a reasonable confidence. ...
Quaternary CMOS Combinational Logic Circuits
ICIMT '09: Proceedings of the 2009 International Conference on Information and Multimedia TechnologyGood Characteristics and advantages of multi-valued logic (MVL) electronic systems and circuits are created great interest for its practical implementation. This paper presents voltage mode quaternary CMOS circuit design using 90nm technology. Basic ...
An efficient filter-based approach for combinational verification
Combinational verification is a co-NP complete problem. However, in reality, several techniques exist which perform reasonably well on many practical circuits. Also, it is often found that while one technique efficiently verifies a given circuit it ...
Comments