Automation System Architecture For Barcode Region Detection Algorithm
Abstract
References
Recommendations
System-on-a-programmable-chip development platforms in the classroom
This paper describes the authors' experiences using a system-on-a-programmable-chip (SOPC) approach to support the development of design projects for upper-level undergraduate students in their electrical and computer engineering curriculum. Commercial ...
Fully pipelined FPGA-based architecture for real-time SIFT extraction
A fully pipelined FPGA-based architecture for real-time SIFT detector and descriptor is proposed.Each descriptor vector is extracted in one clock cycle, i.e. 46 ns considering Cyclone IV technology.The overall frame rate is independent of the number of ...
A high performance hardware accelerator for dynamic texture segmentation
The major contribution of this paper is the development of a hardware (FPGA) software (CPU) co-design architecture for accelerating the application of Dynamic Texture Segmentation.This work presents a FPGA implementation of FFT processing sub-system ...
Comments
Information & Contributors
Information
Published In

Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 83Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in