skip to main content
10.1145/2897937.2898007acmotherconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

DISCO: a low overhead in-network data compressor for energy-efficient chip multi-processors

Published: 05 June 2016 Publication History

Abstract

Data compression has been proposed to increase the utility of on-chip memory space or Network-on-Chip (NoC) bandwidth in energy-efficient processors. However, such techniques usually add additional compression and decompression latency to the critical path of memory access, which is one of the major factors limiting their application to processors. In contrast to prior work that deals with either cache compression or network compression separately, this study proposes a unified on-chip DIStributed data COmpressor, DISCO, to enable near-zero latency cache/NoC compression for chip multi-processors (CMPs) adopting Non-Uniform Cache Access (NUCA). DISCO integrates data compressors into NoC routers and seeks opportunity to overlap the de/compression latency with the NoC queuing delay through a coordinated NoC scheduling and cache compression mechanism With the support of DISCO that unifies the solutions of on-chip data compression, it is shown in evaluation that DISCO significantly boosts the efficiency of on-chip data caching and data moving.

References

[1]
P. Lotfi-Kamran et. al., "Scale-out processors," in Proc. ISCA, 2012
[2]
A. Alameldeen et. al., "Adaptive cache compression for high-performance processors," in Proc. ISCA, 2004.
[3]
A. Arelakis et. al., "SC2: a statistical compression cache scheme," in Proc. ISCA. 2014.
[4]
X. Chen et. al., "C-pack: a high-performance microprocessor cache compression algorithm," in IEEE Trans. on VLSI Systems, 2010.
[5]
G. Pekhimenko et. al., "Base-delta-immediate compression: practical data compression for on-chip caches," in Proc. PACT, 2012.
[6]
E. Hallnor and S. Reinhardt, "A Unified Compressed Memory Hierarchy," in Proc. HPCA, 2005.
[7]
Y. Jin et. al., "Adaptive data compression for high-performance low-power on-chip networks," in Proc. MICRO, 2008.
[8]
P. Zhou et al., "Frequent value compression in packet-based NoC architectures," in Prcc. ASPDAC, 2009.
[9]
J. Zhan et al., "NoΔ: Leveraging delta compression for end-to-end memory access in NoC based multicores," in Proc. ASPDAC, 2014.
[10]
R. Das et al., "Performance and power optimization through data compression in Network-on-Chip architectures," in Proc. HPCA, 2008.
[11]
S. Ma et al., "Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip," in Proc. HPCA, 2012.
[12]
C. Bienia et. al., "The PARSEC Benchmark Suite: Characterization and Architectural Implications," in Proc. PACT, 2008.
[13]
D. Wang et al., "DRAMsim: a memory system simulator," in SIGARCH Comput. Archit. News, 2005.
[14]
N. Binkert et. al., "The gem5 simulator," in SIGARCH Comput. Archit. News 39(2):1--7, 2011.
[15]
A. Kahng et. al., "ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration," in Proc. DATE, 2009.
[16]
N. Muralimanohar et al., "Architecting Efficient Interconnects for Large Caches with CACTI 6.0," in IEEE Micro 28(1): 69--79, 2008.

Cited By

View all
  • (2024)Hardware Compression Method for On-Chip and Interprocessor Networks with Wide Channels and Wormhole Flow Control PolicyМетодика компрессии данных в накристальных и межпроцессорных сетях с широкими каналами и политикой управления потоком wormholeInformatics and AutomationИнформатика и автоматизация10.15622/ia.23.3.823:3(859-885)Online publication date: 28-May-2024
  • (2024)A Comprehensive Evaluation of Packet Compression Techniques for NoC2024 IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems (SPICES)10.1109/SPICES62143.2024.10779893(1-5)Online publication date: 20-Sep-2024
  • (2024)SCNoCs: An Adaptive Heterogeneous Multi-NoC with Selective Compression and Power Gating2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC58780.2024.10473870(13-18)Online publication date: 22-Jan-2024
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences
DAC '16: Proceedings of the 53rd Annual Design Automation Conference
June 2016
1048 pages
ISBN:9781450342360
DOI:10.1145/2897937
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 June 2016

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Research-article

Conference

DAC '16

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)10
  • Downloads (Last 6 weeks)0
Reflects downloads up to 15 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2024)Hardware Compression Method for On-Chip and Interprocessor Networks with Wide Channels and Wormhole Flow Control PolicyМетодика компрессии данных в накристальных и межпроцессорных сетях с широкими каналами и политикой управления потоком wormholeInformatics and AutomationИнформатика и автоматизация10.15622/ia.23.3.823:3(859-885)Online publication date: 28-May-2024
  • (2024)A Comprehensive Evaluation of Packet Compression Techniques for NoC2024 IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems (SPICES)10.1109/SPICES62143.2024.10779893(1-5)Online publication date: 20-Sep-2024
  • (2024)SCNoCs: An Adaptive Heterogeneous Multi-NoC with Selective Compression and Power Gating2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC58780.2024.10473870(13-18)Online publication date: 22-Jan-2024
  • (2023)An Improved Delta Compression Technique for NoC Packets2023 International Conference on Next Generation Electronics (NEleX)10.1109/NEleX59773.2023.10421532(1-5)Online publication date: 14-Dec-2023
  • (2022)FlitZip: Effective Packet Compression for NoC in MultiProcessor System-on-ChipIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2021.309031533:1(117-128)Online publication date: 1-Jan-2022
  • (2018)A Low Overhead In-Network Data Compressor for the Memory Hierarchy of Chip MultiprocessorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2017.272940437:6(1265-1277)Online publication date: Jun-2018
  • (2017)Performance analysis of the constructive interference flooding in wireless sensor networks2017 8th International Conference on Information Technology (ICIT)10.1109/ICITECH.2017.8079938(75-81)Online publication date: May-2017

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media