research-article

Area-Efficient Error-Resilient Discrete Fourier Transformation Design using Stochastic Computing

Authors:

Zhongfeng WangAuthors Info & Claims

GLSVLSI '16: Proceedings of the 26th edition on Great Lakes Symposium on VLSI

Pages 33 - 38

https://doi.org/10.1145/2902961.2902978

Published: 18 May 2016 Publication History

Abstract

Discrete Fourier Transformation (DFT)/Fast Fourier Transformation (FFT) are the widely used techniques in numerous modern signal processing applications. In general, because of their inherent multiplication-intensive characteristics, the hardware implementations of DFT/FFT usually require a large amount of hardware resource, which limits their applications in area-constraint scenarios. To overcome this challenge, this paper, for the first time, proposes area-efficient error-resilient DFT designs using stochastic computing. By leveraging low-complexity stochastic multipliers, two types of stochastic DFT design are presented with significant reduction in overall area. Analysis results show that compared with the conventional design, the proposed two 256-point stochastic DFT designs achieve 76% and 62% reduction in area, respectively. More importantly, these stochastic DFT designs also show much stronger error-resilience, which is very attractive in nanoscale CMOS era.

References

[1]

K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation, New York, NY: John Wiley & Sons Inc., 1999.

[2]

M. Ayinala and K.K. Parhi, "FFT Architectures for Real-valued Signals based on Radix-2³ and Radix-2⁴ algorithms," IEEE Trans. Circuits and Systems-I: Regular Papers, 60(9), pp. 2422--2430, Sept. 2013

[3]

M. Ayinala, M.J. Brown and K.K. Parhi, "Pipelined Parallel FFT Architectures via Folding Transformation," IEEE Trans. VLSI Systems, pp. 1068--1081, 20(6), June 2012

Digital Library

[4]

C. Cheng and K.K. Parhi, "Hardware Efficient Fast Computation of the Discrete Fourier Transform," Springer Journal of VLSI Signal Processing, pp. 159--171, 42(2), Feb. 2006

Digital Library

[5]

B. Gaines, "Stochastic computing systems," Advances in Information Systems Science, vol. 2, no. 2, pp. 37--172, 1969.

[6]

B. Brown and H. Card, "Stochastic neural computation I: computational elements," IEEE Trans. Comput., vol. 50, no. 9, pp. 891--905, Sept. 2001.

Digital Library

[7]

Oppenheim, A. V. and Schafer, R. W. Discrete-Time Signal Processing. Prentice-Hall, Englewood Cliffs, NJ, 1989.

Digital Library

[8]

B. Yuan, C. Zhang and Z. Wang, "Design space exploration for Hardware-efficient stochastic computing: A case study on discrete cosine transformation," accepted by IEEE Intl. Conf. on Acoustics, Speech and Signal Processing (ICASSP) 2016

[9]

Y-N. Chang and K. K. Parhi, "Architectures for digital filters using stochastic computing," in Proc. of 2013 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP),pp. 2697--2701, 2013.

[10]

A. Alaghi, Cheng Li and John P. Hayes. "Stochastic circuits for real-time image processing applications," in Proc. of Design Automation Conference (DAC), pp. 1--6, 2013.

Digital Library

[11]

A. Alaghi and J. P. Hayes, "Fast and accurate computation using stochastic circuits," in Proc. of Design, Automation and Test Conference in Europe (DATE), pp. 1--4, 2014.

Digital Library

[12]

P. Li, D. J. Lilja, W. Qian, and K. Bazargan, "Computation on stochastic bit streams: Digital image processing case studies," IEEE Trans. on Very Large Scale Integrated (VLSI) Systems, vol. 22, no. 3, pp. 449--462, April 2013.

Digital Library

[13]

W. Qian, X. Li, Marc D. Riedel, K. Bazargan, and D. J. Lilja, "An architecture for fault-tolerant computation with stochastic logic," IEEE Trans. on Computers, vol. 60, no. 1, pp. 93--105, 2011.

Digital Library

[14]

S. Sharifi Tehrani, W. Gross and S. Mannor, "Stochastic decoding of LDPC codes," IEEE Commun. Lett., vol. 10, no. 10, pp. 716--718, Oct. 2006.

[15]

S. Sharifi Tehrani, S. Mannor, and W. J. Gross, "Fully parallel stochastic LDPC decoders," IEEE Trans. on Signal Processing, vol. 56, no. 11, pp. 5692--5703, Nov.2008.

Digital Library

[16]

T-H. Chen and J.P. Hayes, "Design of Stochastic Viterbi Decoders for Convolutional Codes," in Proc. of IEEE Intl. Design and Diagnostics of Electronic Circuits. & Systems. (DDECS), pp. 66--71, April 2013.

[17]

X-R Lee, C-L Chen, H-C Chang and C-Y Lee, "Stochastic decoding for LDPC convolutional codes," in Proc. IEEE Int. Symp. Circuits Syst.(ISCAS), pp. 2621--2624, May 2012.

[18]

A. Naderi, S. Mannor, M. Sawan and W. J. Gross, "Delayed stochastic decoding of LDPC Codes," IEEE Trans.on Signal Processing, vol. 59, no. 11, pp. 5617--5626, Nov. 2011.

Digital Library

[19]

X. R. Lee, C. L. Chen, H. C. Chang and C. Y. Lee, "A 7.92 Gb/s 437.2 mW stochastic LDPC decoder chip for IEEE 802.15.3C applications," IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 62, no. 2, Feb. 2015.

[20]

B. Yuan and K.K. Parhi, "Successive Cancellation Decoding of Polar Codes Using Stochastic Computing," in Proc. of 2015 IEEE International Symposium on Circuits and Systems (ISCAS), May 2015.

Cited By

Mozafari SClark JGross WMeyer B(2021)Hartley Stochastic Computing For Convolutional Neural Networks2021 IEEE Workshop on Signal Processing Systems (SiPS)10.1109/SiPS52927.2021.00049(1-6)Online publication date: Oct-2021
https://doi.org/10.1109/SiPS52927.2021.00049
Mozafari SClark JGross WMeyer B(2021)Implementing Convolutional Neural Networks Using Hartley Stochastic Computing With Adaptive Rate Feature Map CompressionIEEE Open Journal of Circuits and Systems10.1109/OJCAS.2021.31238992(805-819)Online publication date: 2021
https://doi.org/10.1109/OJCAS.2021.3123899
Papachatzopoulos KAndriakopoulos CPaliouras V(2020)Novel Noise-Shaping Stochastic-Computing Converters for Digital Filtering2020 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS45731.2020.9180770(1-5)Online publication date: Oct-2020
https://doi.org/10.1109/ISCAS45731.2020.9180770
Show More Cited By

Index Terms

Area-Efficient Error-Resilient Discrete Fourier Transformation Design using Stochastic Computing
1. General and reference
  1. Cross-computing tools and techniques
    1. Design
2. Hardware

Recommendations

Discrete Orthogonal Multi-transform on Chip (DOMoC)

The modern real time applications such as orthogonal frequency division multiplexing, data/image/video compression, speech processing, and etc., demand high performance discrete orthogonal transform designs with lesser area/power and delay. This paper ...
The Fast Fourier Transform for Experimentalists, Part VI: Chirp of a Bat

Two assumptions underlie the Fourier transform process: stationarity and linearity. When signals deviate from these conditions, the transform outcomes are suspect. A chirp, which by definition has a frequency that varies with time, doesn't satisfy these ...
Estimation of frequency offset using warped discrete-Fourier transform

In this paper, the problem of estimating a small frequency offset in a signal with a large carrier frequency is addressed. The warped discrete-Fourier transform (WDFT) [A. Makur, S.K. Mitra, IEEE Trans. Circuits Systems--I: Fundam. Theory Appl. 6 (9) (...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

GLSVLSI '16: Proceedings of the 26th edition on Great Lakes Symposium on VLSI

May 2016

462 pages

ISBN:9781450342742

DOI:10.1145/2902961

General Chairs:
Ayse K. Coskun
Boston University, USA
,
Martin Margala
University of Massachusetts, Lowell, USA
,
Program Chairs:
Laleh Behjat
University of Calgary, Canada
,
Jie Han
University of Alberta, Canada

Copyright © 2016 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE CEDA
IEEE CASS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 May 2016

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

GLSVLSI '16

Sponsor:

SIGDA

GLSVLSI '16: Great Lakes Symposium on VLSI 2016

May 18 - 20, 2016

Massachusetts, Boston, USA

Acceptance Rates

GLSVLSI '16 Paper Acceptance Rate 50 of 197 submissions, 25%;

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Upcoming Conference

GLSVLSI '25

Sponsor:
sigda

Great Lakes Symposium on VLSI 2025

June 30 - July 2, 2025

New Orleans , LA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
222
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)1

Reflects downloads up to 28 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Mozafari SClark JGross WMeyer B(2021)Hartley Stochastic Computing For Convolutional Neural Networks2021 IEEE Workshop on Signal Processing Systems (SiPS)10.1109/SiPS52927.2021.00049(1-6)Online publication date: Oct-2021
https://doi.org/10.1109/SiPS52927.2021.00049
Mozafari SClark JGross WMeyer B(2021)Implementing Convolutional Neural Networks Using Hartley Stochastic Computing With Adaptive Rate Feature Map CompressionIEEE Open Journal of Circuits and Systems10.1109/OJCAS.2021.31238992(805-819)Online publication date: 2021
https://doi.org/10.1109/OJCAS.2021.3123899
Papachatzopoulos KAndriakopoulos CPaliouras V(2020)Novel Noise-Shaping Stochastic-Computing Converters for Digital Filtering2020 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS45731.2020.9180770(1-5)Online publication date: Oct-2020
https://doi.org/10.1109/ISCAS45731.2020.9180770
Gonzalez-Guerrero PGuo XStan M(2019)ASC-FFT: Area-Efficient Low-Latency FFT Design Based on Asynchronous Stochastic Computing2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)10.1109/LASCAS.2019.8667599(117-120)Online publication date: Feb-2019
https://doi.org/10.1109/LASCAS.2019.8667599
Zhang XWang YZhang YSong JZhang ZCheng KWang RHuang R(2019)Memory System Designed for Multiply-Accumulate (MAC) Engine Based on Stochastic Computing2019 International Conference on IC Design and Technology (ICICDT)10.1109/ICICDT.2019.8790878(1-4)Online publication date: Jun-2019
https://doi.org/10.1109/ICICDT.2019.8790878
Zhang XSong JWang YZhang YZhang ZWang RHuang R(2019)An Energy-Efficient Mixed-Signal Parallel Multiply-Accumulate (MAC) Engine Based on Stochastic Computing2019 IEEE 13th International Conference on ASIC (ASICON)10.1109/ASICON47005.2019.8983571(1-4)Online publication date: Oct-2019
https://doi.org/10.1109/ASICON47005.2019.8983571
Yuan BWang YWang Z(2016)Area-Efficient Scaling-Free DFT/FFT Design Using Stochastic ComputingIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2016.260346563:12(1131-1135)Online publication date: Dec-2016
https://doi.org/10.1109/TCSII.2016.2603465
Yuan BWang Y(2016)High-Accuracy FIR Filter Design Using Stochastic Computing2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI.2016.63(128-133)Online publication date: Jul-2016
https://doi.org/10.1109/ISVLSI.2016.63
Ren ALi ZWang YQiu QYuan B(2016)Designing reconfigurable large-scale deep learning systems using stochastic computing2016 IEEE International Conference on Rebooting Computing (ICRC)10.1109/ICRC.2016.7738685(1-7)Online publication date: Oct-2016
https://doi.org/10.1109/ICRC.2016.7738685

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten