skip to main content
10.1145/2903150.2903469acmconferencesArticle/Chapter ViewAbstractPublication PagescfConference Proceedingsconference-collections
research-article

PHIDIAS: ultra-low-power holistic design for smart bio-signals computing platforms

Published: 16 May 2016 Publication History

Abstract

Emerging and future HealthCare policies are fueling up an application-driven shift toward long-term monitoring of biosignals by means of embedded ultra-low power Wireless Body Sensor Networks (WBSNs). In order to break out, these applications needed the emergence of new technologies to allow the development of extremely power-efficient bio-sensing nodes. The PHIDIAS project aims at unlocking the development of ultra-low power bio-sensing WBSNs by tackling multiple and interlocking technological breakthroughs: (i) the development of new signal processing models and methods based on the recently proposed Compressive Sampling paradigm, which allows the design of energy-minimal computational architectures and analog front-ends, (ii) the efficient hardware implementation of components, both analog and digital, building upon an innovative ultra-low-power signal processing front-end, (iii) the evaluation of the global power reduction using a system wide integration of hardware and software components focused on compressed-sensing-based bio-signals analysis. PHIDIAS brought together a mixed consortium of academic and industrial research partners representing pan-European excellence in different fields impacting the energy-aware optimization of WBSNs, including experts in signal processing and digital/analog IC design. In this way, PHIDIAS pioneered a unique holistic approach, ensuring that key breakthroughs worked out in a cooperative way toward the global objective of the project.

References

[1]
World Health Organization, "Move for health" {Online}. Available: http://www.who.int/moveforhealth/en/
[2]
Centers for Disease Control and Prevention, Overweight and Obesity. {Online}. Available: http://www.cdc.gov/obesity/causes/economics.html
[3]
Braojos R. et al., "Hardware/Software Approach for Code Synchronization in Low-Power Multi-Core Sensor Nodes", DATE, 2014.
[4]
Bortolotti D. et al., "Approximate Compressed Sensing: Ultra-low Power Biosignal Processing Via Aggressive Voltage Scaling on a Hybrid Memory Multi-core Processor", ISLPED, 2014.
[5]
Bortolotti D. et al., "Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors", DATE, 2014.
[6]
Mamaghanian H. et al., "Compressed sensing for real-time energy-efficient ECG compression on wireless body sensor nodes", Biomedical Engineering, IEEE Transactions on vol.58 n.9, pp. 2456--2466, 2011.
[7]
Dogan, A. Y. et al., "Low-power processor architecture exploration for online biomedical signal analysis", Circuits, Devices & Systems, IET 6.5 (2012): 279--286.
[8]
Rahimi A. et al., "A Fully-Synthesizable Single-Cycle Interconnection Network for Shared-L1 Processor Clusters", DATE, 2011.
[9]
Calhoun, B. H. et al., "Analyzing static noise margin for sub-threshold SRAM in 65nm CMOSâĂİ, ESSCIRC, 2005.
[10]
Steyaert M. et al., "A micropower low-noise monolithic instrumentation amplifier for medical purposes," IEEE J. Solid-State Circuits, vol. SC-22, pp. 1163--1168, Dec. 1987.
[11]
Muller R. et al., "A 0.013mm2, 5ÂţW, DC-coupled neural acquisition IC with 0.5V supply", IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 232--243, Jan. 2012.
[12]
Zou X. et al., "A 1-V 450nW fully integrated programmable biomedical sensor interface chip", IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1067--1077, Apr. 2009.
[13]
T. Dennison et al, "A 2 ÂţW, 100nV/rtHz chopper-stabilized instrumentation amplifier for chronic measurement of neural field potentials", IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2934--2945, Dec. 2007.
[14]
X. Zou et al, "A 100-channel 1mW implantable neural recording IC", IEEE TCAS-1, vol. 60, no. 10, pp. 2584--2596, Oct 2013.
[15]
Pamula V. R. et al., "Computationally-efficient compressive sampling for low-power pulseoximeter system", in BioCAS, 2014.
[16]
Pamula V. R. et al., "A 172µW compressive sampling photoplethysmographic readout with embedded direct heart rate and variability extraction from compressively sampled data", accepted at ISSCC, 2016.
[17]
Tütüncü R. H. et al., "Solving semidefinite- quadratic-linear programs using sdpt3,", Mathematical programming, vol. 95, no. 2, pp. 189--217, 2003.
[18]
Tütüncü R. H. et al., "Sdpt3a matlab software package for semidefinite programming, version 1.3," Optimization methods and software, vol. 11, no. 1--4, pp. 545--581, 1999.
[19]
Mamaghanian H. et al., "Design and exploration of low-power analog to information conversion based on compressed sensing", Emerging and Selected Topics in Circuits and Systems, IEEE Journal on, vol. 2, no. 3, pp. 493--501, 2012.
[20]
E. Candes and J. Romberg, "Sparsity and incoherence in compressive sampling", Inverse Problems, vol. 23, no. 3, pp. 969--985, 2007.
[21]
F. Chen et al., "Design and analysis of a hardware-efficient compressed sensing architecture for data compression in wireless sensors", Solid-State Circuits, IEEE Journal of, vol. 47, no. 3, pp. 744--756, 2012.
[22]
Mamaghanian, H. et al., "Structured sparsity models for compressively sensed electrocardiogram signals: A comparative study", BioCAS, 2011.
[23]
Gemmeke T. et al., "Resolving the Memory Bottleneck for Single Supply Near-Threshold Computing", DATE, 2014.
[24]
J. Laska et al., "Theory and implementation of an analog-to-information converter using random demodulation in Circuits and Systems", ISCAS, 2007.
[25]
Mamaghanian H. et al., "Ultra-low-power ECG front-end design based on compressed sensing", DATE, 2015.
[26]
Mamaghanian H. et al. "Power-efficient joint compressed sensing of multi-lead ecg signals", ICASSP, 2014.
[27]
M. Kowalski et al., "Sparsity and persistence: mixed norms provide simple signal models with dependent coefficients", Signal, Image and Video Processing, vol. 3, no. 3, pp. 251--264, 2009.
[28]
SmartCardia Inc. {Online} http://smartcardia.com
[29]
Rossi D. et al., "A -1.8V to 0.9V Body Bias, 60 GOPS/W 4-core Cluster in low-power 28nm UTBB FD-SOI technology", S3S, 2015.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
CF '16: Proceedings of the ACM International Conference on Computing Frontiers
May 2016
487 pages
ISBN:9781450341288
DOI:10.1145/2903150
  • General Chairs:
  • Gianluca Palermo,
  • John Feo,
  • Program Chairs:
  • Antonino Tumeo,
  • Hubertus Franke
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 16 May 2016

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Research-article

Funding Sources

Conference

CF'16
Sponsor:
CF'16: Computing Frontiers Conference
May 16 - 19, 2016
Como, Italy

Acceptance Rates

CF '16 Paper Acceptance Rate 30 of 94 submissions, 32%;
Overall Acceptance Rate 273 of 785 submissions, 35%

Upcoming Conference

CF '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 133
    Total Downloads
  • Downloads (Last 12 months)8
  • Downloads (Last 6 weeks)0
Reflects downloads up to 15 Feb 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media