Lin Li
ABSTRACT
As the complexity of multicore SoCs increases, more potential system issues are arising. Hardware-related configuration issues are becoming more complicated owing to the introduction of more cores and various complex peripherals. Considering the complexity of multicore programming, consultation of the main source of guidance, i.e. the user manual, is not an efficient approach to identify such problems. Improper hardware-related configurations could lead to either functional or performance issues. Some of these issues are even subtle and hard to detect. Therefore, a rule-based validation methodology is proposed to deal with hardware-related configuration issues in an efficient and reliable way. Hardware trace is applied in this methodology to detect issues even before symptoms appear. The method directly observes the register accesses and detects bugs based on trace data. It is independent of the application as long as they are run on the given platform, which means the same method implementation could be applied to any applications on the same platform. In this paper, an initial proof-of-concept for the proposed methodology has been implemented and demonstrated on the Infineon TC29 device.
- H. Barringer, A. Goldberg, K. Havelund, and K. Sen. Rule-based runtime verification. In Verification, Model Checking, and Abstract Interpretation, pages 44--57. Springer, 2004.Google Scholar
- H. Barringer, D. Rydeheard, and K. Havelund. Runtime Verification: 7th International Workshop, RV 2007, Vancover, Canada, March 13, 2007, Revised Selected Papers. pages 111--125. Springer Berlin Heidelberg, Berlin, Heidelberg, 2007. Google ScholarDigital Library
- G. De Giacomo and M. Y. Vardi. Linear temporal logic and linear dynamic logic on finite traces. In Proceedings of the Twenty-Third international joint conference on Artificial Intelligence, pages 854--860. AAAI Press, 2013. Google ScholarDigital Library
- W. Ecker, W. Müller, and R. Dömer, editors. Hardware-dependent Software. Springer Netherlands, Dordrecht, 2009. Google ScholarDigital Library
- E. Gunter and D. Peled. Temporal debugging for concurrent systems. In Tools and Algorithms for the Construction and Analysis of Systems, pages 431--444. Springer, 2002. Google ScholarDigital Library
- B. Hailpern and P. Santhanam. Software debugging, testing, and verification. IBM Systems Journal, 41(1):4--12, 2002. Google ScholarDigital Library
- Infineon. AURIX Family-TC29xT. {Online; accessed 20-August-2015}.Google Scholar
- J. C. Lee, A. S. Gardner, and R. Lysecky. Hardware Observability Framework for Minimally Intrusive Online Monitoring of Embedded Systems. In Engineering of Computer Based Systems (ECBS), 2011 18th IEEE International Conference and Workshops on, pages 52--60. IEEE, 2011. Google ScholarDigital Library
- G. Macher, A. Holler, E. Armengaud, and C. Kreiner. Automotive embedded software: migration challenges to multi-core computing platforms. In Industrial Informatics (INDIN), 2015 IEEE 13th International Conference on, pages 1386--1393. IEEE, 2015.Google ScholarCross Ref
- A. Mayer. A Seamless Tool Access Architecture from ESL to End Product. Sophia Antipolis, France, Sept. 2009.Google Scholar
- A. Mayer, H. Siebert, and K. D. McDonald-Maier. Debug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCs. In Proceedings of the Conference on Design, Automation and Test in Europe - Volume 3, DATE '05, pages 148--152, Washington, DC, USA, 2005. IEEE Computer Society. Google ScholarDigital Library
- R. Pellizzoni, P. Meredith, M. Caccamo, and G. Rosu. Hardware runtime monitoring for dependable cots-based real-time embedded systems. In Real-Time Systems Symposium, 2008, pages 481--491. IEEE, 2008. Google ScholarDigital Library
- K. Peterson and Y. Savaria. Assertion-based on-line verification and debug environment for complex hardware systems. In Circuits and Systems, 2004. ISCAS'04. Proceedings of the 2004 International Symposium on, volume 2, pages II--685. IEEE, 2004.Google Scholar
- A. Pnueli. The temporal logic of programs. In Foundations of Computer Science, 1977., 18th Annual Symposium on, pages 46--57. IEEE, 1977. Google ScholarDigital Library
- P. Thiagarajan. A trace based extension of linear time temporal logic. In Logic in Computer Science, 1994. LICS'94. Proceedings., Symposium on, pages 438--447. IEEE, 1994.Google ScholarCross Ref
- P. Wagner, L. Li, T. Wild, A. Mayer, and A. Herkersdorf. Knowledge-Based On-Chip Diagnosis for Multi-Core Systems-on-Chip. In edaWorkshop 15, pages 39--45, Dresden, Germany, May 2015.Google Scholar
- C. Watterson and D. Heffernan. Runtime verification and monitoring of embedded systems. Software, IET, 1(5):172--179, 2007.Google Scholar
- M.-W. Youssef, S. Yoo, A. Sasongko, Y. Paviot, and A. A. Jerraya. Debugging HW/SW interface for MPSoC: video encoder system design case study. In Proceedings of the 41st annual Design Automation Conference, pages 908--913. ACM, 2004. Google ScholarDigital Library
- A Rule-based Methodology for Hardware Configuration Validation in Embedded Systems
Recommendations
Rapid Implementation of Embedded Systems using Xilinx Zynq Platform
SEEDA-CECNSM '16: Proceedings of the SouthEast European Design Automation, Computer Engineering, Computer Networks and Social Media ConferenceIn any digital system design, it is crucial to achieve the lowest time-to-market possible. Indeed, that need has pushed large FPGA manufacturers to produce SoCs which will implement reprogrammable logic along with CPU and DSP cores. Especially, during ...
Configuration compression for FPGA-based embedded systems
Field programmable gate arrays (FPGAs) are a promising technology for developing high-performance embedded systems. The density and performance of FPGAs have drastically improved over the past few years. Consequently, the size of the configuration ...
An SoC design methodology using FPGAs and embedded microprocessors
DAC '04: Proceedings of the 41st annual Design Automation ConferenceIn System on Chip (SoC) design, growing design complexity has forced designers to start designs at higher abstraction levels. This paper proposes an SoC design methodology that makes full use of FPGA capabilities. Design modules in different abstraction ...
Comments