skip to main content
column

A Line Rate Outlier Filtering FPGA NIC using 10GbE Interface

Published: 22 April 2016 Publication History

Abstract

As data sets grow rapidly in size and the number, an outlier detection that filters unnecessary normal information becomes important. In this paper, we propose to move the unsupervised outlier detection from an application layer to a network interface card (NIC). Only anomalous items or events are received for a network protocol stack and the other packets are discarded at the NIC. The demands for storage and computation costs at a host are thus dramatically reduced. However, because normal items are discarded at the NIC and the application layer can no longer know what is normal, in our approach, the application at the host periodically peeks at the NIC buffer. We select an outlier detection based on the Mahalanobis distance as one of the simplest algorithms. Our approach is implemented on an FPGA-based NIC that has 10GbE interfaces. The sampling frequency of the NIC buffer vs. outlier detection precision is analyzed. Real experiments using the FPGA NIC demonstrate a 14,000,000 samples-per-second throughput in performance, which is close to the 10GbE line rate.

References

[1]
The NetFPGA Project. http://netfpga.org/.
[2]
A. Das, D. Nguyen, J. Zambreno, G. Memik, and A. Choudhary. An FPGA-Based Network IntrusionDetection Architecture. IEEE Transaction on Information Forensics and Security, 3(1):118--132, Mar. 2008.
[3]
B. V. Essen, C. Macaraeg, M. Gokhale, and R. Prenger. Accelerating a Random Forest Classifier: Multi-Core, GP-GPU, or FPGA? In Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM'12), pages 232--239, Apr. 2012.
[4]
D. Popescu, D. Patirniche, R. Dobrescu, M. Nicolae, and M. Dobrescu. Real Time Mobile Object Tracking Based on Chromatic Information. In Proceedings of the International Conference on Remote Sensing (REMOTE'09), pages 13--18, Oct. 2009.
[5]
F. Winterstein and S. Bayliss. FPGA-based K-means Clustering using Tree-based Data Structures. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'13), pages 1--6, Sept. 2013.
[6]
Y. Zhang, F. Zhang, Z. Jin, and J. D.Bakos. An FPGA-Based Accelerator for Frequent Itemset Mining. ACM Transactions on Reconfigurable Technology and Systems, 6(1):1--17, May 2013.

Cited By

View all
  • (2020)Configurable FPGA-Based Outlier Detection for Time Series Data2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS48704.2020.9184548(142-145)Online publication date: Aug-2020
  • (2019)An FPGA-Based Change-Point Detection for 10Gbps Packet StreamIEICE Transactions on Information and Systems10.1587/transinf.2019PAP0015E102.D:12(2366-2376)Online publication date: 1-Dec-2019
  • (2018)Accelerating Online Change-Point Detection Algorithm Using 10 GbE FPGA NICEuro-Par 2018: Parallel Processing Workshops10.1007/978-3-030-10549-5_40(506-517)Online publication date: 27-Aug-2018
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM SIGARCH Computer Architecture News
ACM SIGARCH Computer Architecture News  Volume 43, Issue 4
HEART '15
September 2015
98 pages
ISSN:0163-5964
DOI:10.1145/2927964
Issue’s Table of Contents

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 April 2016
Published in SIGARCH Volume 43, Issue 4

Check for updates

Qualifiers

  • Column

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)3
  • Downloads (Last 6 weeks)0
Reflects downloads up to 27 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2020)Configurable FPGA-Based Outlier Detection for Time Series Data2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS48704.2020.9184548(142-145)Online publication date: Aug-2020
  • (2019)An FPGA-Based Change-Point Detection for 10Gbps Packet StreamIEICE Transactions on Information and Systems10.1587/transinf.2019PAP0015E102.D:12(2366-2376)Online publication date: 1-Dec-2019
  • (2018)Accelerating Online Change-Point Detection Algorithm Using 10 GbE FPGA NICEuro-Par 2018: Parallel Processing Workshops10.1007/978-3-030-10549-5_40(506-517)Online publication date: 27-Aug-2018
  • (2017)An FPGA-based In-NIC Cache Approach for Lazy Learning Outlier Filtering2017 25th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)10.1109/PDP.2017.48(15-22)Online publication date: 2017
  • (2016)An FPGA-based low-latency network processing for spark streaming2016 IEEE International Conference on Big Data (Big Data)10.1109/BigData.2016.7840876(2410-2415)Online publication date: Dec-2016

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media