skip to main content
10.1145/2966986.2967014guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
research-article

Chip editor: Leveraging circuit edit for logic obfuscation and trusted fabrication

Published: 07 November 2016 Publication History

Abstract

The globalization of the semiconductor foundry business poses grave risks in terms of intellectual property (IP) protection, especially for critical applications. Over the past few years, several techniques have been proposed that allow manufacturing of ICs at untrusted foundries by obfuscating and/or locking, albeit at high design overhead, low security guarantees and high cost. In this paper, for the first time, we utilize well-known, low-cost circuit edit techniques, which enable a designer to modify a circuit post-fabrication on a chip-by-chip basis. In the proposed design flow, obfuscated ICs are fabricated and tested at untrusted foundries, and post-fabrication focused ion beam (FIB) circuit edit techniques are utilized to revert the circuit back to its intended functionality at a trusted design house. In order to obfuscate the structural logic of the design, several possible gate-level techniques such as wire swapping and gate insertion are proposed. At the same time, the tradeoffs between layout-level modifications to aid circuit edit and the strength of obfuscation provided by the proposed approach are also assessed. Gate-level simulation results show that the chip-editor flow provides a strong level of design obfuscation and makes it infeasible for the untrusted foundry to retrieve the original design from the obfuscated layout it receives and the resultant netlist it can extract.

10. References

[1]
Jeyavijayan Rajendran, Youngok Pino, Ozgur Sinanoglu, and Ramesh Karri. Logic encryption: A fault analysis perspective. In Proceedings of the Conference on Design, Automation and Test in Europe, DATE ‘12, pages 953–958, San Jose, CA, USA, 2012. EDA Consortium.
[2]
A. Jarrod Roy, Farinaz Koushanfar, and L. Igor Markov. Epic: Ending piracy of integrated circuits. In Proceedings of the Conference on Design, Automation and Test in Europe, DATE ‘08, pages 1069–1074, New York, NY, USA, 2008. ACM.
[3]
Farinaz Koushanfar and Gang Qu. Hardware metering. In Proceedings of the 38th Annual Design Automation Conference, DAC ‘01, pages 490–493, New York, NY, USA, 2001. ACM.
[4]
G. K. Contreras, M. T. Rahman, and M. Tehranipoor. Secure split-test for preventing ic piracy by untrusted foundry and assembly. In 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), pages 196–203, Oct 2013.
[5]
Alex Baumgarten, Akhilesh Tyagi, and Joseph Zambreno. Preventing ic piracy using reconfigurable logic barriers. IEEE Design & Test of Computers, 27 (1): 66–75, 2010.
[6]
K. Vaidyanathan, R. Liu, E. Sumbul, Q. Zhu, F. Franchetti, and L. Pileggi. Efficient and secure intellectual property (ip) design with split fabrication. In Hardware-Oriented Security and Trust (HOST), 2014 IEEE InternationalSymposium on, pages 13–18, May 2014.
[7]
Yang Xie, Chongxi Bao, and Ankur Srivastava. Security-aware design flow for 2.5d ic technology. In Proceedings of the 5th International Workshop on Trustworthy Embedded Devices, TrustED ‘15, pages 31–38, New York, NY, USA, 2015. ACM.
[8]
K. Xiao, D. Forte, and M. M. Tehranipoor. Efficient and secure split manufacturing via obfuscated built-in self-authentication. In Hardware Oriented Security and Trust (HOST), 2015 IEEE InternationalSymposium on, pages 14–19, May 2015.
[9]
P. Subramanyan, S. Ray, and S. Malik. Evaluating the security of logic encryption algorithms. In Hardware Oriented Security and Trust (HOST), 2015 IEEE InternationalSymposium on, pages 137–143, May 2015.
[10]
J. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri. Security analysis of logic obfuscation. In Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE, pages 83–89, June 2012.
[11]
Frank Imeson, Ariq Emtenan, Siddharth Garg, and Mahesh V. Tripunitara. Securing computer hardware using 3d integrated circuit (ic) technology and split manufacturing for obfuscation. In Proceedings of the 22Nd USENIX Conference on Security, SEC'13, pages 495–510, Berkeley, CA, USA, 2013. USENIX Association
[12]
Chia-Yi Lee, Tai-Hung Li, and Tai-Chen Chen. Design-for-debug routing for fib probing. In Proceedings of the Conference on Design, Automation & Test in Europe, DATE ‘14, pages 320:1–320:4, 3001 Leuven, Belgium, Belgium, 2014. European Design and Automation Association
[13]
H. Richard Livengood, Paul Winer, and R. Valluri Rao. Application of advanced micromachining techniques for the characterization and debug of high performance microprocessors. Journal of Vacuum Science & Technology B, 17 (1): 40–43 1999.
[14]
Rudolf Schlangen, Peter Sadewater, Uwe Kerst, and Christian Boit. Contact to contacts or silicide by use of backside fib circuit edit allowing to approach every active circuit node. Microelectronics Reliability, 46 (9): 1498–1503, 2006.
[15]
Huimeng Wu, David Ferranti, and Lewis Stern. Precise nanofabrication with multiple ion beams for advanced circuit edit. Microelectronics Reliability, 54 (9): 1779–1784, 2014.
[16]
M. Prestigiacomo, F. Bedu, F. Jandard, D. Tonneau, H. Dallaporta, L. Roussel, and P. Sudraud. Purification and crystallization of tungsten wires fabricated by focused-ion-beam-induced deposition. Applied Physics Letters, 86 (19), 2005.
[17]
Yariv Drezner, Daniel Fishman, Yuval Greenzweig, and Amir Raveh. Characterization of damage induced by fib etch and tungsten deposition in high aspect ratio vias. Journal of Vacuum Science& Technology B, 29 (1), 2011.
[18]
Adric Gasczn, Pramod Subramanyan, Bruno Dutertre, Ashish Tiwari, Dejan Jovanovic, and Sharad Malik. Template-based circuit understanding. In Proceedings of the 14th Conference on Formal Methods in Computer-Aided Design, FMCAD ‘14, pages 17:83–17:90, Austin, TX, 2014. FMCAD Inc.
[19]
Lawrence Goldstein H. and L. Evelyn Thigpen. Scoap: Sandia controllability/observability analysis program. In Proceedings of the 17th Design Automation Conference, DAC ‘80, pages 190–196, New York, NY, USA, 1980. ACM.
[20]
S. Goel, M. A. Elgamel, M. A. Bayoumi, and Y. Hanafy. Design methodologies for high-performance noise-tolerant xor-xnor circuits. IEEE Transactions on Circuits and Systems I: Regular Papers, 53 (4): 867–878, April 2006.
[21]
John Giacobbe. Physical design for debug: Insurance policy for ic's. In Proceedings of the 2013 ACM International Symposium on International Symposium on Physical Design, ISPD ‘13, pages 122–122, New York, NY, USA, 2013. ACM.
[22]
F. Brglez, D. Bryan, and K. Kozminski. Combinational profiles of sequential benchmark circuits. In Circuits and Systems, 1989., IEEE InternationalSymposium on, pages 1929–1934 vol. 3 May 1989.
[23]
Fulvio Corno, Matteo Sonza Reorda, and Giovanni Squillero. Rt-level ITC'99 benchmarks and first ATPG results. IEEE Des. Test, 17 (3): 44–53, July 2000.
[24]
J. E. Stine, I. Castellanos, M. Wood, J. Henson, F. Love, W. R. Davis, P. D. Franzon, M. Bucher, S. Basavarajaiah, J. Oh, and R. Jenkal. Freepdk: An open-source variation-aware design kit. In 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07), pages 173–174, June 2007.

Cited By

View all
  • (2023)Post-satisfiability Era: Countermeasures and ThreatsUnderstanding Logic Locking10.1007/978-3-031-37989-5_8(155-212)Online publication date: 23-Sep-2023
  • (2022)Hardening Circuit-Design IP Against Reverse-Engineering Attacks2022 IEEE Symposium on Security and Privacy (SP)10.1109/SP46214.2022.9833634(1672-1689)Online publication date: May-2022
  • (2020)Hardware Obfuscation and Logic Locking: A Tutorial IntroductionIEEE Design & Test10.1109/MDAT.2020.298422437:3(59-77)Online publication date: Jun-2020
  • Show More Cited By

Index Terms

  1. Chip editor: Leveraging circuit edit for logic obfuscation and trusted fabrication
        Index terms have been assigned to the content through auto-classification.

        Recommendations

        Comments

        Information & Contributors

        Information

        Published In

        cover image Guide Proceedings
        2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
        Nov 2016
        946 pages

        Publisher

        IEEE Press

        Publication History

        Published: 07 November 2016

        Permissions

        Request permissions for this article.

        Qualifiers

        • Research-article

        Contributors

        Other Metrics

        Bibliometrics & Citations

        Bibliometrics

        Article Metrics

        • Downloads (Last 12 months)0
        • Downloads (Last 6 weeks)0
        Reflects downloads up to 15 Feb 2025

        Other Metrics

        Citations

        Cited By

        View all
        • (2023)Post-satisfiability Era: Countermeasures and ThreatsUnderstanding Logic Locking10.1007/978-3-031-37989-5_8(155-212)Online publication date: 23-Sep-2023
        • (2022)Hardening Circuit-Design IP Against Reverse-Engineering Attacks2022 IEEE Symposium on Security and Privacy (SP)10.1109/SP46214.2022.9833634(1672-1689)Online publication date: May-2022
        • (2020)Hardware Obfuscation and Logic Locking: A Tutorial IntroductionIEEE Design & Test10.1109/MDAT.2020.298422437:3(59-77)Online publication date: Jun-2020
        • (2018)Development and Evaluation of Hardware Obfuscation BenchmarksJournal of Hardware and Systems Security10.1007/s41635-018-0036-32:2(142-161)Online publication date: 4-Jun-2018
        • (2017)Leveraging Circuit Edit for Low-Volume Trusted Nanometer FabricationSecurity Opportunities in Nano Devices and Emerging Technologies10.1201/9781315265056-13(235-256)Online publication date: 22-Nov-2017
        • (2017)Comparative Analysis of Hardware Obfuscation for IP ProtectionProceedings of the Great Lakes Symposium on VLSI 201710.1145/3060403.3060495(363-368)Online publication date: 10-May-2017
        • (2017)Cyclic Obfuscation for Creating SAT-Unresolvable CircuitsProceedings of the Great Lakes Symposium on VLSI 201710.1145/3060403.3060458(173-178)Online publication date: 10-May-2017
        • (2017)Introduction to Hardware Obfuscation: Motivation, Methods and EvaluationHardware Protection through Obfuscation10.1007/978-3-319-49019-9_1(3-32)Online publication date: 5-Jan-2017

        View Options

        View options

        Figures

        Tables

        Media

        Share

        Share

        Share this Publication link

        Share on social media