Meng Li
ABSTRACT
The advancing of reverse engineering techniques has complicated the efforts in intellectual property protection. Proactive methods have been developed recently, among which layout-level IC camouflaging is the leading example. However, existing camouflaging methods are rarely supported by provably secure criteria, which further leads to over-estimation of the security level when countering the latest de-camouflaging attacks, e.g., the SAT-based attack. In this paper, a quantitative security criterion is proposed for de-camouflaging complexity measurements and formally analyzed through the demonstration of the equivalence between the existing de-camouflaging strategy and the active learning scheme. Supported by the new security criterion, two novel camouflaging techniques are proposed, the low-overhead camouflaging cell library and the AND-tree structure, to help achieve exponentially increasing security levels at the cost of linearly increasing performance overhead on the circuit under protection. A provably secure camouflaging framework is then developed by combining these two techniques. Experimental results using the security criterion show that the camouflaged circuits with the proposed framework are of high resilience against the SAT-based attack with negligible performance overhead.
- [1].. Introduction to hardware security. Electronics, 2015.Google Scholar
- [2].. The state-of-the-art in semiconductor reverse engineering. In DAC, 2011.Google Scholar
- [3].Chipwork. http://ww.chipworks.com/.Google Scholar
- [4].. Stealthy dopant-level hardware trojans: extended version. Journal of Cryptographic Engineering, 4 (1):19–31, 2014.Google ScholarCross Ref
- [5].. Covert transformation of transistor properties as a circuit protection method, May 15 2007. US Patent 7, 217,977.Google Scholar
- [6].. Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide, November 13 2007. US Patent 7, 294,935.Google Scholar
- [7].. Security analysis of integrated circuit camouflaging. In CCS, 2013.Google Scholar
- [8].. Development of a layout-level hardware obfuscation tool. In ISVLSI, 2015.Google Scholar
- [9].. Threshold voltage-defined switches for programmable gates. arXiv preprint arXiv:1512.01581, 2015.Google Scholar
- [10].. Improving logic obfuscation via logic cone analysis. In LATS, 2015.Google Scholar
- [11].. Integrated circuit (IC) decamouflaging: Reverse engineering camouflaged ICs within minutes. In NDSS, 2015.Google Scholar
- [12].. Oracle-guided incremental sat solving to reverse engineer camouflaged logic circuits. In DATE, 2016.Google Scholar
- [13].. Evaluating the security of logic encryption algorithms. In HOST, 2015.Google Scholar
- [14].. A tutorial on active learning. In ICML, 2009.Google Scholar
- [15].. Improving generalization with active learning. Machine Learning, 1994.Google Scholar
- [16].. A bound on the label complexity of agnostic active learning. In ICML, 2007.Google Scholar
- [17].. Vlsi testing based security metric for ic camouflaging. In ITC, 2013.Google Scholar
- [18].. An Algorithm for Learning Boolean Functions for Dynamic Power Reduction. PhD thesis, University Of Haifa, 2007.Google Scholar
- [19].NanGate FreePDK45 Generic Open Cell Library. http://www.si2.org/openeda.si2.org/projects/nangatelib, 2008.Google Scholar
- [20].Mentor Graphics. Calibre verification user's manual, 2008.Google Scholar
- [21].Predictive Technology Model ver. 2.1. http://ptm.asu.edu, 2008.Google Scholar
- [22].. Using sat for combinational equivalence checking. In DATE, 2001.Google Scholar
- [23].. Information theory and statistics. Courier Corporation, 1968.Google Scholar
- [24].Synopsys PrimeTime. http://www.synopsys.com.Google Scholar
- [25].. Combinational profiles of sequential benchmark circuits. In ISCAS, 1989.Google Scholar
- [26].. Logic synthesis and optimization benchmarks user guide: Version 3.0. Technical report, MCNC Technical Report, 1991.Google Scholar
Index Terms
- Provably secure camouflaging strategy for IC protection
Recommendations
CamoPerturb: Secure IC camouflaging for minterm protection
2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)Integrated circuit (IC) camouflaging is a layout-level technique that thwarts reverse engineering attacks on ICs by introducing camouflaged cells that look alike, but can implement one of many possible Boolean functions. Existing camouflaging techniques ...
Modeling and Detection of Camouflaging Worm
Active worms pose major security threats to the Internet. This is due to the ability of active worms to propagate in an automated fashion as they continuously compromise computers on the Internet. Active worms evolve during their propagation, and thus, ...
Provably Secure Convertible Nominative Signature Scheme
Information Security and CryptologyNominative signature, introduced by Kim, Park and Won, is a useful cryptographic primitive to limit the publicly verifiable property of ordinary digital signature. In a nominative signature scheme, a nominator and a nominee jointly generate a signature ...
Comments