skip to main content
10.1145/2966986.2980064guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
research-article

Security and privacy threats to on-chip Non-Volatile Memories and countermeasures

Published: 07 November 2016 Publication History

Abstract

Non-volatile memories (NVMs) such as Spin-Transfer Torque RAM (STTRAM) have drawn significant attention due to complete elimination of bitcell leakage. In addition to the plethora of benefits such as density, non-volatility, low-power and high speed, majority of Non-Volatile Memories (NVMs) are also compatible with CMOS technology enabling easy integration. Although promising, NVM brings new security challenges that were absent in their conventional volatile memory counterparts such as Static RAM (SRAM) and embedded Dynamic RAM (eDRAM). The root cause is persistent data that may allow the adversary to retrieve sensitive information like password or cryptographic keys. This is primarily due to the fundamental dependency of these memory technologies on environmental parameters such as magnetic fields and temperature which can be exploited by the adversary to tamper with the stored data. This paper investigates the data security and privacy challenges in NVMs by exploring the security specific properties and novel security primitives realized using spintronic building blocks. A thorough analysis is done on the vulnerabilities, data security and privacy issues, threats and possible countermeasures to enable safe computing environment using spintronics.

7. References

[1]
Kryder, Mark H., et al. “After hard drives-what comes next?” Magnetics, IEEE Transactions on 45. 10 (2009).
[2]
Kannan, Sachhidh et al., “Secure memristor-based main memory”. DAC, 2014.
[3]
Patel, Rahul et al., “Field driven STT-MRAM cell for reduced switching latency and energy”. ISCAS 2014.
[4]
Rajendran, Jeyavijayan, et al. “Nano Meets Security: Exploring Nanoelectronic Devices for Security Applications”. (2015).
[5]
Ghosh, Swaroop. “Spintronics and Security: Prospects, Vulnerabilities, Attack Models and Preventions”. Proceedings of the IEEE, 2016.
[6]
Jang, Jae-Won, et al. “Self-correcting STTRAM under magnetic field attacks”. DAC, ACM, 2015.
[7]
Motaman, Seyedhamidreza et al., “Impact of process-variations in STTRAM and adaptive boosting for robustness”. DATE, 2015
[8]
Kim, Jisu et al., “A novel sensing circuit for deep submicron spin transfer torque MRAM (STT-MRAM)”. VLSI Systems, IEEE Transactionson, 2012.
[9]
Donahue, Michael Joseph, et al. OOMMF User's guide, National Institute of Standards and Technology, 1999.
[10]
J. Park et al. “Dynamic Bit-width Adaptation in DCT: An Approach for Trade off Image Quality and Computation Energy”, IEEE Trans. on VLSI, May 2010.
[11]
Halderman, J. Alex et al., “Lest we remember: cold-boot attacks on encryption keys”. Communications ACM, 2009
[12]
Weingart, Steve H. “Physical security devices for computer subsystems: A survey of attacks and defenses”. CHES 2000.
[13]
Swaminathan, Karthik et al., “When to forget: A system-level perspective on STT-RAMs”. ASP-DAC, 2012
[14]
Rathi, Nitin et al. “Side Channel Attacks on STTRAM and Low-Overhead Countermeasures”. arXiv:1603.06675 (2016).
[20]
Rathi, Nitin et al., “Data privacy in non-volatile cache: Challenges, attack models and solutions” ASP-DAC, 2016.
[21]
Jae-Won Jang. et al., “Design and Analysis of Novel SRAM PUFs with Embedded Latch for Robustness”, ISQED, 2015
[22]
Rekha Govindaraj et al., “(Invited) A Strong Arbiter PUF using Resistive RAM”, SAMOS, 2016
[23]
Iyengar, Anirudh et al., “DWM-PUF: A low-overhead, memory-based security primitive”. HOST, 2014.
[24]
De, Asmit et al., “Attack resilient architecture to replace embedded Flash with STTRAM in homogeneous IoTs”. arXiv preprint arXiv: 1606.00467 (2016).

Cited By

View all
  • (2024)Power Side-Channel Analysis and Mitigation for Neural Network Accelerators based on Memristive Crossbars2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC58780.2024.10473828(612-617)Online publication date: 22-Jan-2024
  • (2023)Quality-driven Design Methodology for PUFs in FPGAs for Secure IoT2023 24th International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED57927.2023.10129405(1-8)Online publication date: 5-Apr-2023
  • (2023)Finite-State-Machine inspired Hardware Watermark using Spin-Orbit Torque operated MTJ2023 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS46773.2023.10182099(1-4)Online publication date: 21-May-2023
  • Show More Cited By

Index Terms

  1. Security and privacy threats to on-chip Non-Volatile Memories and countermeasures
          Index terms have been assigned to the content through auto-classification.

          Recommendations

          Comments

          Information & Contributors

          Information

          Published In

          cover image Guide Proceedings
          2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
          Nov 2016
          946 pages

          Publisher

          IEEE Press

          Publication History

          Published: 07 November 2016

          Permissions

          Request permissions for this article.

          Qualifiers

          • Research-article

          Contributors

          Other Metrics

          Bibliometrics & Citations

          Bibliometrics

          Article Metrics

          • Downloads (Last 12 months)0
          • Downloads (Last 6 weeks)0
          Reflects downloads up to 14 Feb 2025

          Other Metrics

          Citations

          Cited By

          View all
          • (2024)Power Side-Channel Analysis and Mitigation for Neural Network Accelerators based on Memristive Crossbars2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC58780.2024.10473828(612-617)Online publication date: 22-Jan-2024
          • (2023)Quality-driven Design Methodology for PUFs in FPGAs for Secure IoT2023 24th International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED57927.2023.10129405(1-8)Online publication date: 5-Apr-2023
          • (2023)Finite-State-Machine inspired Hardware Watermark using Spin-Orbit Torque operated MTJ2023 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS46773.2023.10182099(1-4)Online publication date: 21-May-2023
          • (2023)SecPB: Architectures for Secure Non-Volatile Memory with Battery-Backed Persist Buffers2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA56546.2023.10071082(677-690)Online publication date: Feb-2023
          • (2023)FSM Inspired Unconventional Hardware Watermark Using Field-Assisted SOT-MTJIEEE Access10.1109/ACCESS.2023.323880711(8150-8158)Online publication date: 2023
          • (2022)HCRO-LKSM: A Lightweight Key Sharing and Management Protocol Based on HCRO-PUF for IoT Devices2022 IEEE 24th Int Conf on High Performance Computing & Communications; 8th Int Conf on Data Science & Systems; 20th Int Conf on Smart City; 8th Int Conf on Dependability in Sensor, Cloud & Big Data Systems & Application (HPCC/DSS/SmartCity/DependSys)10.1109/HPCC-DSS-SmartCity-DependSys57074.2022.00212(1366-1373)Online publication date: Dec-2022
          • (2021)Comprehensive Study of Side-Channel Attack on Emerging Non-Volatile MemoriesJournal of Low Power Electronics and Applications10.3390/jlpea1104003811:4(38)Online publication date: 28-Sep-2021
          • (2021)Comprehensive Study of Security and Privacy of Emerging Non-Volatile MemoriesJournal of Low Power Electronics and Applications10.3390/jlpea1104003611:4(36)Online publication date: 24-Sep-2021
          • (2021)SeNonDiv: Securing Non-Volatile Memory using Hybrid Memory and Critical Data Diversion2021 22nd International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED51717.2021.9424292(522-528)Online publication date: 7-Apr-2021
          • (2021)Exploiting Process Variations to Protect Machine Learning Inference Engine from Chip Cloning2021 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS51556.2021.9401659(1-5)Online publication date: May-2021
          • Show More Cited By

          View Options

          View options

          Figures

          Tables

          Media

          Share

          Share

          Share this Publication link

          Share on social media