skip to main content
10.1145/2968456.2968467acmotherconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
research-article

Optimal functional-unit assignment and buffer placement for probabilistic pipelines

Published: 01 October 2016 Publication History

Abstract

Applications, such as streaming applications, modeled by task graphs can be efficiently executed in a pipelined fashion. In synthesizing application-specific heterogeneous pipelined systems, where to place buffers (called buffer placement) and what type of functional units to execute each task (called functional assignment) are two critical problems. In reality, the execution time of each task may not be fixed, which makes the above two problems much more challenging. In this paper, we model the execution time of each task on different types of functional units as a random variable. Our objective is to obtain the optimal functional assignment and buffer placement, such that the resultant pipeline can satisfy the timing requirement with the minimum cost under the guaranteed confidence probability. This paper presents efficient algorithms to achieve the objective. Experiments show that other techniques cannot find any feasible solutions in many cases while ours can. Even for the cases where they can find feasible solutions, our algorithms achieve the minimum cost which gives a significant reduction on the total cost, compared with existing techniques.

References

[1]
L. Abeni, D. Fontanelli, L. Palopoli, and B. V. Frías. Stochastic analysis of buffer---less pipelines of real---time tasks. In Proc. of SAC, pages 1--8. ACM, 2016.
[2]
S. Bakshi and D. D. Gajski. Partitioning and pipelining for performance-constrained hardware/software systems. IEEE Transactions on Very Large Scale Integration Systems, 7(4):419--432, 1999.
[3]
C. Banino, O. Beaumont, L. Carter, J. Ferrante, A. Legrand, and Y. Robert. Scheduling strategies for master-slave tasking on heterogeneous processor platforms. IEEE Transactions on Parallel and Distributed Systems, 15(4):319--330, 2004.
[4]
P. A. Beerel, A. Lines, M. Davies, and N.-H. Kim. Slack matching asynchronous designs. In Proc. of ASYNC, pages 11--pp, 2006.
[5]
D. Burger and T. M. Austin. The simplescalar tool set, version 2.0. ACM SIGARCH Computer Architecture News, 25(3):13--25, 1997.
[6]
F. Catthoor, S. Wuytack, G. de Greef, F. Banica, L. Nachtergaele, and A. Vandecappelle. Custom memory management methodology: Exploration of memory organisation for embedded multimedia system design. Springer Science & Business Media, 2013.
[7]
L.-F. Chao and E.-M. Sha. Scheduling data-flow graphs via retiming and unfolding. IEEE Transactions on Parallel and Distributed Systems, 8(12):1259--1267, 1997.
[8]
T. Cucinotta and L. Palopoli. Qos control for pipelines of tasks using multiple resources. IEEE Transactions on Computers, 59(3):416--430, 2010.
[9]
G. Gill, V. Gupta, and M. Singh. Performance estimation and slack matching for pipelined asynchronous architectures with choice. In Proc. of ICCAD, pages 449--456. IEEE, 2008.
[10]
M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In Proc. of IISWC, pages 3--14. IEEE, 2001.
[11]
J. Hu, Q. Zhuge, C. J. Xue, W.-C. Tseng, and E. H.-M. Sha. Software enabled wear-leveling for hybrid pcm main memory on embedded systems. In Proc. of DATE, pages 599--602. IEEE, 2013.
[12]
S. Hua, G. Qu, and S. S. Bhattacharyya. Energy reduction techniques for multimedia applications with tolerance to deadline misses. In Proc. of DAC, pages 131--136. ACM, 2003.
[13]
W.-L. Hung, Y. Xie, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. Thermal-aware task allocation and scheduling for embedded systems. In Proc. of DATE, pages 898--899. IEEE, 2005.
[14]
K. Ito, L. E. Lucke, and K. K. Parhi. Ilp-based cost-optimal dsp synthesis with module selection and data format conversion. IEEE Transactions on Very Large Scale Integration Systems, 6(4):582--594, 1998.
[15]
H. Javaid, X. He, A. Ignjatovic, and S. Parameswaran. Optimal synthesis of latency and throughput constrained pipelined mpsocs targeting streaming applications. In Proc. of CODES+ISSS, pages 75--84. IEEE/ACM/IFIP, 2010.
[16]
H. Javaid, A. Ignjatovic, and S. Parameswaran. Performance estimation of pipelined multiprocessor system-on-chips (mp-socs). IEEE Transactions on Parallel and Distributed Systems, 25(8):2159--2168, 2014.
[17]
I. Karkowski and H. Corporaal. Design of heterogenous multiprocessor embedded systems: applying functional pipelining. In Proc. of PACT, pages 156--165. IEEE, 1997.
[18]
S.-R. Kuang, C.-Y. Chen, and R.-Z. Liao. Partitioning and pipelined scheduling of embedded system using integer linear programming. In Proc. of ICPADS, volume 2, pages 37--41. IEEE, 2005.
[19]
M. Qiu and E. H.-M. Sha. Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems. ACM Transactions on Design Automation of Electronic Systems, 14(2):25, 2009.
[20]
A. Salman, I. Ahmad, and S. Al-Madani. Particle swarm optimization for task assignment problem. Microprocessors and Microsystems, 26(8):363--371, 2002.
[21]
H. M. Sha, W. Jiang, Q. Zhuge, and L. Yang. On the design of high-performance and energy-efficient probabilistic self-timed systems. In Proc. of HPCC, pages 260--265. IEEE, 2015.
[22]
Z. Shao, Q. Zhuge, C. Xue, and E. H. Sha. Efficient assignment and scheduling for heterogeneous dsp systems. IEEE Transactions on Parallel and Distributed Systems, 16(6):516--525, 2005.
[23]
S. Tongsima, E. H. Sha, C. Chantrapornchai, D. R. Surma, and N. L. Passos. Probabilistic loop scheduling for applications with uncertain execution time. IEEE Transactions on Computers, 49(1):65--80, 2000.
[24]
M. Wolf. High-Performance Embedded Computing: Applications in Cyber-Physical Systems and Mobile Computing. Newnes, 2014.
[25]
Y. Xie and W.-L. Hung. Temperature-aware task allocation and scheduling for embedded multiprocessor systems-on-chip (mp-soc) design. Journal of VLSI signal processing systems for signal, image and video technology, 45(3):177--189, 2006.
[26]
Q. Zhuge, C. J. Xue, M. Qiu, J. Hu, and E. H.-M. Sha. Timing optimization via nest-loop pipelining considering code size. Microprocessors and Microsystems, 32(7):351--363, 2008.
[27]
V. Zivojnovic, J. M. Velarde, C. Schlager, and H. Meyr. Dsp-stone: A dsp-oriented benchmarking methodology. In Proc. of ICSPAT, pages 715--720, 1994.

Cited By

View all
  • (2021)Dancing along Battery: Enabling Transformer with Run-time Reconfigurability on Mobile Devices2021 58th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC18074.2021.9586295(1003-1008)Online publication date: 5-Dec-2021
  • (2019)On the Design of Time-Constrained and Buffer-Optimal Self-Timed PipelinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.284664238:8(1515-1528)Online publication date: Aug-2019
  • (2019)Optimal Application Mapping and Scheduling for Network-on-Chips with Computation in STT-RAM Based RouterIEEE Transactions on Computers10.1109/TC.2018.286474968:8(1174-1189)Online publication date: 1-Aug-2019
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences
CODES '16: Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis
October 2016
294 pages
ISBN:9781450344838
DOI:10.1145/2968456
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 October 2016

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. application-specific system
  2. high-level synthesis
  3. optimal algorithms
  4. probabilistic scenario

Qualifiers

  • Research-article

Funding Sources

Conference

ESWEEK'16
ESWEEK'16: TWELFTH EMBEDDED SYSTEM WEEK
October 1 - 7, 2016
Pennsylvania, Pittsburgh

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)4
  • Downloads (Last 6 weeks)0
Reflects downloads up to 16 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2021)Dancing along Battery: Enabling Transformer with Run-time Reconfigurability on Mobile Devices2021 58th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC18074.2021.9586295(1003-1008)Online publication date: 5-Dec-2021
  • (2019)On the Design of Time-Constrained and Buffer-Optimal Self-Timed PipelinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.284664238:8(1515-1528)Online publication date: Aug-2019
  • (2019)Optimal Application Mapping and Scheduling for Network-on-Chips with Computation in STT-RAM Based RouterIEEE Transactions on Computers10.1109/TC.2018.286474968:8(1174-1189)Online publication date: 1-Aug-2019
  • (2018)On the Design of Reliable Heterogeneous Systems via Checkpoint Placement and Core AssignmentProceedings of the 2018 Great Lakes Symposium on VLSI10.1145/3194554.3194642(475-478)Online publication date: 30-May-2018
  • (2018)Heterogeneous FPGA-Based Cost-Optimal Design for Timing-Constrained CNNsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.285709837:11(2542-2554)Online publication date: Nov-2018
  • (2018)Thermal-Aware Task Mapping on Dynamically Reconfigurable Network-on-Chip Based Multiprocessor System-on-ChipIEEE Transactions on Computers10.1109/TC.2018.284436567:12(1818-1834)Online publication date: 1-Dec-2018
  • (2017)Optimal functional unit assignment and voltage selection for pipelined MPSoC with guaranteed probability on time performanceACM SIGPLAN Notices10.1145/3140582.308103652:5(41-50)Online publication date: 21-Jun-2017
  • (2017)Optimal functional unit assignment and voltage selection for pipelined MPSoC with guaranteed probability on time performanceProceedings of the 18th ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3078633.3081036(41-50)Online publication date: 21-Jun-2017
  • (2017)Task Mapping on SMART NoCProceedings of the 54th Annual Design Automation Conference 201710.1145/3061639.3062323(1-6)Online publication date: 18-Jun-2017
  • (2017)Optimal Functional-Unit Assignment for Heterogeneous Systems Under Timing ConstraintIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2017.267676428:9(2567-2580)Online publication date: 1-Sep-2017

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media