skip to main content
10.1145/2968456.2968472acmotherconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
research-article

An accurate and flexible early memory system power evaluation approach using a microcomponent method

Published: 01 October 2016 Publication History

Abstract

As energy efficiency has become a primary concern, system designers have greater need for a flexible and highly accurate power estimation method for evaluating different architecture options. Since memory is an increasingly dominant power consumer, we reexamine existing memory power models and propose a highly efficient microcomponent-based approach with data-aware refinement for accurate system-level power estimations. The key contribution of our approach is that the proposed microcomponent method allows designers to use flexible architecture compositions. Our approach identifies the common microcomponents used by internal memory commands and accurately pre-calibrates the power consumption pattern of each microcomponent. We decompose target design architectures into these microcomponents to easily derive accurate power estimates. To achieve very high accuracy, we consider the data variation effect by leveraging the fact that memory circuit is mainly doing data passing and hence a simple interpolation technique can further boost accuracy. Our experiments show that the proposed approach produces accurate results of less than 2% error rate in average for system power analysis.

References

[1]
Micron Technology Inc., DDR3 SDRAM 4Gb Data Sheet. 2013.
[2]
JEDEC SST Association, DDR3 SDRAM Standard. JESD79-3F, 2012.
[3]
Paul Rosenfeld, Elliott Cooper-Balis, and Bruce Jacob, Dramsim2: A cycle accurate memory system simulator. Computer Architecture Letters, 2011, 10.1: 16--19.
[4]
Deng, Qingyuan, et al. Memscale: active low-power modes for main memory. ACM SIGPLAN Notices, 2011, 46.3: 225--238.
[5]
Lauri Minas and Brad Ellison, The problem of power consumption in servers. Intel Corporation. Dr. Dobb's, 2009.
[6]
Micron Technology Inc., TN-41-01: Calculating Memory System Power for DDR3. Technical Report, 2007.
[7]
David, Howard, et al. RAPL: memory power estimation and capping. In: Low-Power Electronics and Design (ISLPED), 2010 ACM/IEEE International Symposium on. IEEE, 2010. p. 189--194.
[8]
Karthik Chandrasekar, Benny Akesson and Kees Goossens, Improved Power Modeling of DDR SDRAMs. In: Digital System Design (DSD), 2011 14th Euromicro Conference on. IEEE, 2011. p. 99--108.
[9]
Thomas Vogelsang, Understanding the energy consumption of dynamic random access memories. In: Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture. IEEE Computer Society, 2010. p. 363--374.
[10]
Minh Quang Do, M. Drazdziulis, P. Larsson-Edefors and L. Bengtsson, Parameterizable architecture-level SRAM power model using circuit-simulation backend for leakage calibration. In: Quality Electronic Design, 2006. ISQED'06. 7th International Symposium on. IEEE, 2006. p. 7 pp.-563.
[11]
Shyamkumar Thoziyoor, Naveen Muralimanohar, Jung Ho Ahn, and Norm P. Jouppi, CACTI 5.0. HP Laboratories, Technical Report, 2007.
[12]
Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P. Jouppi, CACTI 6.0: A tool to model large caches. HP Laboratories, 2009.
[13]
Shyamkumar Thoziyoor, Jung Ho Ahn, Matteo Monchiero, Jay B. Brockman and Norman P. Jouppi, A comprehensive memory modeling tool and its application to the design and analysis of future memory hierarchies. In: Computer Architecture, 2008. ISCA'08. 35th International Symposium on. IEEE, 2008. p. 51--62.
[14]
Zih-Ci Huang, Chi-Kang Chen and Ren-Song Tsay, AROMA: A Highly Accurate Microcomponent-based Approach for Embedded Processor Power Analysis. In: ASPDAC'15
[15]
Su Myat Min, Haris Javaid and Sri Parameswaran, Xdra: Exploration and optimization of last-level cache for energy reduction in ddr drams. In: Proceedings of the 50th Annual Design Automation Conference. ACM, 2013. p. 22.
[16]
Karthik Chandrasekar, Christian Weis, Benny Akesson, Norbert Wehn and Kees Goossens, System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs. In: Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium, 2013. p. 236--241.
[17]
Karthik Chandrasekar, Christian Weis, Benny Akesson, Norbert Wehn and Kees Goossens, Towards variation-aware system-level power estimation of DRAMs: an empirical approach. In: Proceedings of the 50th Annual Design Automation Conference. ACM, 2013. p. 23.
[18]
Jung Ho Ahn, Norman P. Jouppi, Christos Kozyrakis, Jacob Leverich and Robert S. Schreiber, Future scaling of processor-memory interfaces. In: High Performance Computing Networking, Storage and Analysis, Proceedings of the Conference on. IEEE, 2009. p. 1--12
[19]
Hsiu-Chuan Shih, et al. DArT: A Component-Based DRAM Area, Power, and Timing Modeling Tool. In: Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on (Volume:33, Issue: 9), 2014. p. 1356--136
[20]
Peter S. Magnusson et al., Simics: A full system simulation platform. In: Computer, vol. 35, no. 2, pp. 50--58, Feb 2002.
[21]
Milo M. K. Martin, Daniel J. Sorin, Bradford M. Beckmann, Michael R. Marty, Min Xu, Alaa R. Alameldeen, Kevin E. Moore, Mark D. Hill, and David A. Wood. 2005. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput. Archit. News 33, 4 (November 2005), 92--99.
[22]
Nathan L. Binkert, Ronald G. Dreslinski, Lisa R. Hsu, Kevin T. Lim, Ali G. Saidi and Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems. In: IEEE Micro, vol. 26, no. 4, pp. 52--60, July-Aug. 2006.
[23]
Avadh Patel, Furat Afram, Shunfei Chen, and Kanad Ghose, MARSS: A full system simulator for multicore x86 CPUs, Design Automation Conference (DAC), 2011 48th ACM/EDAC/IEEE, New York, NY, 2011, pp. 1050--1055.
[24]
Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. The gem5 simulator. SIGARCH Comput. Archit. News 39, 2 (August 2011), 1--7.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences
CODES '16: Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis
October 2016
294 pages
ISBN:9781450344838
DOI:10.1145/2968456
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 October 2016

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Research-article

Conference

ESWEEK'16
ESWEEK'16: TWELFTH EMBEDDED SYSTEM WEEK
October 1 - 7, 2016
Pennsylvania, Pittsburgh

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 67
    Total Downloads
  • Downloads (Last 12 months)5
  • Downloads (Last 6 weeks)0
Reflects downloads up to 17 Feb 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media