skip to main content
10.1145/2968478.2968497acmotherconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
research-article

The design of an efficient swap mechanism for hybrid DRAM-NVM systems

Published: 01 October 2016 Publication History

Abstract

Non-Volatile Memory (NVM) is becoming an attractive candidate to be the swap area in embedded systems for its near-DRAM speed, low energy consumption, high density, and byte-addressability. Swapping data from DRAM out to NVM, however, can cause large performance/energy penalty and deplete the lifetime of NVM. Traditional swap mechanisms may need to be re-studied. Even through there are several swap mechanisms proposed for the hybrid DRAM-NVM systems, most of them have limited performance without considering the data access features of applications.
In this paper, we analyze the data accesses features of different applications. Then, a swap mechanism, called Refinery Swap, is proposed to improve the performance of the system, reduce energy consumption, and increase the lifetime of NVM simultaneously. Refinery Swap presented two algorithms to exploit the data access features of applications and the characteristics of different kinds of memory medias. The swap operations in the system and the writes upon NVM are reduced using Refinery Swap. Extensive experiments are conducted with standard benchmarks. The experimental results show that the lifetime of NVM for the system with Refinery Swap can be 83 times that of Linux Swap. The performance of the system with Refinery Swap can be 17 times that of DR.Swap, the state-of-the-art swap mechanism for hybrid memory embedded systems. Moreover, the energy consumption of the system achieves 17 times lower.

References

[1]
Micron inc., 1gb ddr3 sdram component: Mt41j256m4, 2013.
[2]
C.-H. Chen, P.-C. Hsiu, T.-W. Kuo, C.-L. Yang, and C.-Y. M. Wang. Age-based pcm wear leveling with nearly zero search cost. In Proceeding of Design Automation Conference (DAC), pages 453--458, 2012.
[3]
X. Chen, E. H.-M. Sha, Q. Zhuge, and P. Dai. Optimizing data placement for reducing shift operations on domain wall memories. In Proceeding of Design Automation Conference (DAC).
[4]
X. Chen, E. H.-M. Sha, Q. Zhuge, C. J. Xue, W. Jiang, and Y. Wang. Efficient data placement for improving data access performance on domain-wall memory. IEEE Transactions on Very Large Scale Integration Systems, available online, 2016.
[5]
X. Dong, C. Xu, Y. Xie, and N. P. Jouppi. Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 31(7):994--1007, 2012.
[6]
S. Gu, E. H.-M. Sha, Q. Zhuge, Y. Chen, and J. Hu. A time, energy, and area efficient domain wall memory based spm for embedded systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, available online, 2016.
[7]
W. Guo, K. Chen, H. Feng, Y. Wu, R. Zhang, and W. Zheng. Mars : Mobile application relaunching speed-up through flash-aware page swapping. IEEE Transactions on Computers, 65(3):916--928, 2016.
[8]
M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In Proceeding of International Workshop on Workload Characterization, pages 3--14, 2001.
[9]
J. Hu, M. Xie, C. Pan, C. J. Xue, Q. Zhuge, and E. H.-M. Sha. Low overhead software wear leveling for hybrid pcm + dram main memory on embedded systems. IEEE Transactions on Very Large Scale Integration Systems, 23(4):654--663, 2015.
[10]
J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H.-M. Sha. Write activity reduction on non-volatile main memories for embedded chip multiprocessors. ACM Transactions on Embedded Computing Systems.
[11]
S. Jeong, K. Lee, S. Lee, S. Son, and Y. Won. I/o stack optimization for smartphones. In Proceeding of USENIX Annual Technical Conference (ATC), pages 309--320, 2013.
[12]
H. Kim, N. Agrawal, and C. Ungureanu. Revisiting storage for smartphones. ACM Transactions on Storage, 8(4):915--921, 2012.
[13]
E. Kĺźltĺźrsay, M. Kandemir, A. Sivasubramaniam, and O. Mutlu. Evaluating stt-ram as an energy-efficient main memory alternative. In Proceeding of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 256--267, 2013.
[14]
M. Lee, D. H. Kang, J. Kim, and Y. I. Eom. M-clock: Migration-optimized page replacement algorithm for hybrid dram and pcm memory architecture. In Proceedings of ACM Symposium on Applied Computing, pages 2001--2006, 2015.
[15]
S. Lee, H. Bahn, and S. H. Noh. Clock-dwf: A write-history-aware page replacement algorithm for hybrid pcm and dram memory architectures. IEEE Transactions on Computers, 63(9):2187--2200, 2014.
[16]
D. Liu, T. Wang, Y. Wang, Z. Shao, Q. Zhuge, and E. H.-M. Sha. Application-specific wear leveling for extending lifetime of phase change memory in embedded systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 33(10):1450--1462, 2014.
[17]
L. Long, D. Liu, J. Hu, S. Gu, Q. Zhuge, and E. H.-M. Sha. A space allocation and reuse strategy for pcm-based embedded systems. Journal of Systems Architecture, 60(8):655--667, 2014.
[18]
H. Luo, Q. Zhuge, L. Shi, J. Li, and E. H.-M. Sha. Accurate age counter for wear leveling on non-volatile based main memory. Design Automation for Embedded Systems, pages 1--22, 2014.
[19]
W. Mauerer. Professional linux kernel architecture. Wrox, 2008.
[20]
B. N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi. Cacti 6.0: A tool to model large caches. HP Laboratories, Technical Report HPL-2009--85, 2009.
[21]
N. Nethercote and J. Seward. Valgrind : A program supervision framework. Electronic Notes in Theoretical Computer Science, 89(2):44--66, 2003.
[22]
D. Wang, B. Ganesh, N. Tuaycharoen, K. Baynes, A. Jaleel, and B. Jacob. Dramsim: a memory system simulator. ACM SIGARCH Computer Architecture News, 33(4):100--107, 2005.
[23]
H. S. P. Wong, S. Raoux, S. B. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, and K. E. Goodson. Phase change memory. Proceedings of IEEE, 98(12):2201--2227, 2010.
[24]
K. Zhong, D. Liu, L. Liang, X. Zhu, L. Long, Y. Wang, and E. H.-M. Sha. Energy-efficient in-memory paging for smartphones. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, PP(99):1--1, 2016.
[25]
K. Zhong, T. Wang, X. Zhu, L. Long, D. Liu, W. Liu, Z. Shao, and E. H.-M. Sha. Building high-performance smartphones via non-volatile memory: the swap approach. In Proceeding of International Conference on Embedded Software (EMSOFT), pages 1--10, 2014.
[26]
K. Zhong, X. Zhu, T. Wang, D. Zhang, X. Luo, D. Liu, W. Liu, and E. H.-M. Sha. Dr. swap: energy-efficient paging for smartphones. In Proceeding of International Symposium on Low Power Electronics and Design (ISLPED), pages 81--86, 2014.
[27]
P. Zhou, B. Zhao, J. Yang, and Y. Zhang. A durable and energy efficient main memory using phase change memory technology. In Proceeding of International Symposium on Computer Architecture (ISCA), pages 14--23, 2009.

Cited By

View all
  • (2024)Write Intensity based Foresightful Page Migration for Hybrid memories2024 25th International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED60706.2024.10528735(1-8)Online publication date: 3-Apr-2024
  • (2024)A Leap of Confidence: A Write-Intensity Aware Prudent Page Migration for Hybrid MemoriesVLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence10.1007/978-3-031-70947-0_3(45-71)Online publication date: 29-Dec-2024
  • (2023)IOSR: Improving I/O Efficiency for Memory Swapping on Mobile Devices Via Scheduling and ReshapingACM Transactions on Embedded Computing Systems10.1145/360792322:5s(1-23)Online publication date: 31-Oct-2023
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences
EMSOFT '16: Proceedings of the 13th International Conference on Embedded Software
October 2016
260 pages
ISBN:9781450344852
DOI:10.1145/2968478
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 October 2016

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Research-article

Funding Sources

  • National 863 Program
  • NSFC
  • Chongqing High-Tech Research Program

Conference

ESWEEK'16
ESWEEK'16: TWELFTH EMBEDDED SYSTEM WEEK
October 1 - 7, 2016
Pennsylvania, Pittsburgh

Acceptance Rates

Overall Acceptance Rate 60 of 203 submissions, 30%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)14
  • Downloads (Last 6 weeks)0
Reflects downloads up to 16 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2024)Write Intensity based Foresightful Page Migration for Hybrid memories2024 25th International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED60706.2024.10528735(1-8)Online publication date: 3-Apr-2024
  • (2024)A Leap of Confidence: A Write-Intensity Aware Prudent Page Migration for Hybrid MemoriesVLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence10.1007/978-3-031-70947-0_3(45-71)Online publication date: 29-Dec-2024
  • (2023)IOSR: Improving I/O Efficiency for Memory Swapping on Mobile Devices Via Scheduling and ReshapingACM Transactions on Embedded Computing Systems10.1145/360792322:5s(1-23)Online publication date: 31-Oct-2023
  • (2023)SWAM: Revisiting Swap and OOMK for Improving Application Responsiveness on Mobile DevicesProceedings of the 29th Annual International Conference on Mobile Computing and Networking10.1145/3570361.3592518(1-15)Online publication date: 2-Oct-2023
  • (2023)Look before you leap: An Access-based Prudent Page Migration for Hybrid Memories2023 IFIP/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC)10.1109/VLSI-SoC57769.2023.10321920(1-6)Online publication date: 16-Oct-2023
  • (2022)SRS-MigProceedings of the Great Lakes Symposium on VLSI 202210.1145/3526241.3530327(217-222)Online publication date: 6-Jun-2022
  • (2022)A DMA-based Swap Mechanism of Hybrid Memory System2022 18th International Conference on Mobility, Sensing and Networking (MSN)10.1109/MSN57253.2022.00124(765-772)Online publication date: Dec-2022
  • (2020)An Energy-Efficient and Fast Scheme for Hybrid Storage Class Memory in an AIoT Terminal SystemElectronics10.3390/electronics90610139:6(1013)Online publication date: 17-Jun-2020
  • (2019)UIMigrate: Adaptive Data Migration for Hybrid Non-Volatile Memory Systems2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE.2019.8715118(860-865)Online publication date: Mar-2019
  • (2018)M-CLOCKACM Transactions on Storage10.1145/321673014:3(1-17)Online publication date: 3-Oct-2018
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media