skip to main content
10.1145/2994133.2994134acmotherconferencesArticle/Chapter ViewAbstractPublication PagesmicroConference Proceedingsconference-collections
research-article

Improved Flow Control for Minimal Fully Adaptive Routing in 2D Mesh NoC

Published: 15 October 2016 Publication History

Abstract

Routing algorithm has a significant impact on the overall performance of network-on-chip (NoC) based system due to the unbalanced nature of NoC traffic. In this paper, we propose an improved flow control for implementing fully adaptive routing algorithm on 2D mesh based NoC. Our proposed NoC router allows packet exchanges from escape virtual channels (EVCs) to adaptive VCs (AVCs). It also relaxes the atomic VC reallocation constraint for all EVCs as well as AVCs, which are located in router's local, east and west ports of the router. This approach guarantees that the abovementioned conditions still result in a deadlock-free routing. The proposed fully adaptive NoC outperforms the conventional fully adaptive router and partially adaptive router that uses odd-even routing by 80% and 25% higher average saturation injection ratio, respectively.

References

[1]
G. Ascia, V. Catania, M. Palesi, and D. Patti. Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip. IEEE Transactions on Computers, 57(6):809--820, June 2008.
[2]
P. Bahrebar and D. Stroobandt. The hamiltonian-based odd--even turn model for maximally adaptive routing in 2d mesh networks-on-chip. Computers & Electrical Engineering, 2015.
[3]
G. M. Chiu. The odd-even turn model for adaptive routing. IEEE Trans. Parallel Distrib. Syst., 11(7):729--738, July 2000.
[4]
J. Duato. A new theory of deadlock-free adaptive routing in wormhole networks. IEEE Trans. Parallel Distrib. Syst., 4(12):1320--1331, 1993.
[5]
J. Duato. A necessary and sufficient condition for deadlock-free adaptive routing in wormhole networks. IEEE Trans. Parallel Distrib. Syst., 6(10):1055--1067, 1995.
[6]
J. Duato and T. M. Pinkston. A general theory for deadlock-free adaptive routing using a mixed set of resources. IEEE Trans. Parallel Distrib. Syst., 12(12):1219--1235, 2001.
[7]
C. Fallin, C. Craik, and O. Mutlu. Chipper: A low-complexity bufferless deflection router. In High Performance Computer Architecture (HPCA), pages 144--155. IEEE, 2011.
[8]
C. J. Glass and L. M. Ni. The turn model for adaptive routing. In Proc. 19th Ann. Int'l Symp. Computer Architecture, pages 278--287, 1992.
[9]
M. Graphics. Modelsim-advanced simulation and debugging.
[10]
P. Gratz, B. Grot, and S. Keckler. Regional congestion awareness for load balance in networks-on-chip. In High Performance Computer Architecture, pages 203--214, 2008.
[11]
Heisswolf, Jan, et al. Virtual networks--distributed communication resource management. ACM Transactions on Reconfigurable Technology and Systems, 6(2), 2013.
[12]
J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, and C. R. Das. A low latency router supporting adaptivity for on-chip interconnects. In In Proceedings of the 42nd annual conference on Design automation, pages 559--564, 2005.
[13]
S. Ma, Z. Wang, N. Enright Jerger, L. Shen, and N. Xiao. Novel flow control for fully adaptive routing in cache-coherent nocs. IEEE Trans. Parallel Distrib. Syst., PP(99):1--1, 2013.
[14]
T. Mak, P. Cheung, K. Lam, and W. Luk. Adaptive routing in network-on-chips using a dynamic-programming network. IEEE Trans. Indust. Electron., 58(8):3701--3716, 2011.
[15]
R. Marculescu, U. Ogras, L.-S. Peh, N. Jerger, and Y. Hoskote. Outstanding research problems in NoC design: System, microarchitecture, and circuit perspectives. IEEE Trans. Comput. Aided Des. Integr., 28(1):3--21, Jan 2009.
[16]
A. Monemi, C. Y. Ooi, and M. N. Marsono. Low latency network-on-chip router microarchitecture using request masking technique. International Journal of Reconfigurable Computing, 2015:2, 2015.
[17]
N. Najib, A. Monemi, and M. Marsono. Partially adaptive look-ahead routing for low latency network-on-chip. In IEEE Research and Development (SCOReD), pages 1--5, Dec 2014.
[18]
P. Lotfi-Kamran, A. M. Rahmani, et al. Edxy--a low cost congestion-aware routing algorithm for network-on-chips. Journal of Systems Architecture, 56(7):256--264, 2010.
[19]
A. Singh, W. J. Dally, B. Towles, and A. K. Gupta. Globally adaptive load-balanced routing on tori. Computer Architecture Letters, 3(1):2--2, 2004.
[20]
W. Snyder. Verilator. Downloadable from http://www.veripool.org/wiki/verilator.
[21]
V. Soteriou, H. Wang, and L.-S. Peh. A statistical traffic model for on-chip interconnection networks. In Proc. Int. Symp. Model. Anal. Simulation Comput, pages 104--116, 2006.

Cited By

View all
  • (2023)An Optimized Topology for High-Performance Reconfigurable Computing. Part I: Analysis of 2D and 3D NoC Topologies2023 IEEE International Conference on Emerging Trends in Engineering, Sciences and Technology (ICES&T)10.1109/ICEST56843.2023.10138834(1-7)Online publication date: 9-Jan-2023
  • (2022)Hardware Trojan Detection and Mitigation in NoC using Key authentication and Obfuscation TechniquesEMITTER International Journal of Engineering Technology10.24003/emitter.v10i2.716(370-388)Online publication date: 30-Dec-2022
  • (2018)Run-time Reconfigurable Network-On-Chip: A Survey2018 15th International Multi-Conference on Systems, Signals & Devices (SSD)10.1109/SSD.2018.8570678(846-851)Online publication date: Mar-2018

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences
NoCArc '16: Proceedings of the 9th International Workshop on Network on Chip Architectures
October 2016
56 pages
ISBN:9781450347921
DOI:10.1145/2994133
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 15 October 2016

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. Network-on-chip
  2. fully adaptive routing

Qualifiers

  • Research-article
  • Research
  • Refereed limited

Funding Sources

  • Universiti Teknologi Malaysia Matching grant
  • CREST grant

Conference

NoCArc'16

Acceptance Rates

NoCArc '16 Paper Acceptance Rate 8 of 20 submissions, 40%;
Overall Acceptance Rate 46 of 122 submissions, 38%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)15
  • Downloads (Last 6 weeks)5
Reflects downloads up to 14 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2023)An Optimized Topology for High-Performance Reconfigurable Computing. Part I: Analysis of 2D and 3D NoC Topologies2023 IEEE International Conference on Emerging Trends in Engineering, Sciences and Technology (ICES&T)10.1109/ICEST56843.2023.10138834(1-7)Online publication date: 9-Jan-2023
  • (2022)Hardware Trojan Detection and Mitigation in NoC using Key authentication and Obfuscation TechniquesEMITTER International Journal of Engineering Technology10.24003/emitter.v10i2.716(370-388)Online publication date: 30-Dec-2022
  • (2018)Run-time Reconfigurable Network-On-Chip: A Survey2018 15th International Multi-Conference on Systems, Signals & Devices (SSD)10.1109/SSD.2018.8570678(846-851)Online publication date: Mar-2018

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media