research-article

Schedulability and Memory Interference Analysis of Multicore Preemptive Real-time Systems

Authors:

Jalil Boudjadar,

Simin Nadjm-TehraniAuthors Info & Claims

ICPE '17: Proceedings of the 8th ACM/SPEC on International Conference on Performance Engineering

Pages 263 - 274

https://doi.org/10.1145/3030207.3030233

Published: 17 April 2017 Publication History

Abstract

Today's embedded systems demand increasing computing power to accommodate the ever-growing software functionality. Automotive and avionic systems aim to leverage the high performance capabilities of multicore platforms, but are faced with challenges with respect to temporal predictability. Multicore designers have achieved much progress on improvement of memory-dependent performance in caching systems and shared memories in general. However, having applications running simultaneously and requesting the access to the shared memories concurrently leads to interference. The performance unpredictability resulting from interference at any shared memory level may lead to violation of the timing properties in safety-critical real-time systems. In this paper, we introduce a formal analysis framework for the schedulability and memory interference of multicore systems with shared caches and DRAM. We build a multicore system model with a fine grained application behavior given in terms of periodic preemptible tasks, described with explicit read and write access numbers for shared caches and DRAM. We also provide a method to analyze and recommend candidates for task-to-core reallocation with the goal to find schedulable configurations if a given system is not schedulable. Our model-based framework is realized using Uppaal and has been used to analyze a case study.

References

[1]

Bound-T Execution Time Analyzer, http://www.bound-t.com/.

[2]

B. Andersson, A. Easwaran, and J. Lee. Finding an upper bound on the increase in execution time due to contention on the memory bus in cots-based multicore systems. SIGBED Rev., 7(1):4:1--4:4, Jan. 2010.

Digital Library

[3]

G. Behrmann, A. David, and K. G. Larsen. A Tutorial on Uppaal, pages 200--236. Springer, 2004.

[4]

C. Bienia, S. Kumar, J. P. Singh, and K. Li. The parsec benchmark suite: Characterization and architectural implications. In Proceedings of PACT '08, pages 72--81. ACM, 2008.

Digital Library

[5]

A. Boudjadar, A. David, J. H. Kim, K. G. Larsen, M. Mikucionis, U. Nyman, and A. Skou. A reconfigurable framework for compositional schedulability and power analysis of hierarchical scheduling systems with frequency scaling. SCP journal, 113:236--260, 2015.

[6]

J. Boudjadar, J. H. Kim, and S. Nadjm-Tehrani. Performance-aware scheduling of multicore time-critical systems. In Proceedings of ACM/IEEE MEMOCODE, pages 105--114, 2016.

[7]

S. Chattopadhyay, C. Kee, A. Roychoudhury, T. Kelter, P. Marwedel, and H. Falk. A unified wcet analysis framework for multi-core platforms. In RTAS'12, pages 99--108. ACM, 2012.

Digital Library

[8]

A. Gustavsson, A. Ermedahl, B. Lisper, and P. Pettersson. Towards WCET Analysis of Multicore Architectures Using UPPAAL. In Proceedings of WCET'10, pages 101--112, 2010.

[9]

S. Hong, S. McKee, M. Salinas, R. Klenke, J. Aylor, and W. Wulf. Access order and effective bandwidth for streams on a direct rambus memory. In Proceedings of HPCA'99, pages 80--89. IEEE, 1999.

[10]

H. W. Jin and S. Han. Temporal partitioning for mixed-criticality systems. In ETFA'11, pages 1--4. IEEE, 2011.

[11]

H. Kim, D. de Niz, B. Andersson, M. H. Klein, O. Mutlu, and R. Rajkumar. Bounding memory interference delay in COTS-based multi-core systems. In RTAS'14, pages 145--154. IEEE, 2014.

[12]

H. Kim, A. Kandhalu, and R. Rajkumar. A coordinated approach for practical OS-level cache management in multi-core real-time systems. In ECRTS'13, pages 80--89. IEEE, 2013.

Digital Library

[13]

H. Kim, A. Kandhalu, and R. Rajkumar. Coordinated cache management for predictable multi-core real-time systems. Technical report, Carnegie Mellon Univ, 2014.

[14]

X. Li, Y. Liang, T. Mitra, and A. Roychoudhury. Chronos: A timing analyzer for embedded software. SCP Journal, 69:56 -- 67, 2007. Special issue on Experimental Software and Toolkits.

Digital Library

[15]

B. Lisper. SWEET - A tool for WCET flow analysis (extended abstract). In Proceedings of ISoLA'14, volume 8803 of LNCS, pages 482--485. Springer, 2014.

[16]

A. Löfwenmark and S. Nadjm-Tehrani. Experience report: Memory accesses for avionic applications and operating systems on a multi-core platform. In Proceedings of ISSRE'15, pages 153--160. IEEE, 2015.

Digital Library

[17]

M. Lv, W. Yi, N. Guan, and G. Yu. Combining abstract interpretation with model checking for timing analysis of multicore software. In Proceedings of RTSS'10, pages 339--349. IEEE, 2010.

Digital Library

[18]

J. Madsen, M. R. Hansen, K. S. Knudsen, J. E. Nielsen, and A. W. Brekling. System-level verification of multi-core embedded systems using timed-automata. In IFAC'08, pages 9302--9307, 2008.

[19]

K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair queuing memory systems. In Proceedings of MICRO'06, pages 208--222. IEEE Computer Society, 2006.

Digital Library

[20]

J. Nowotsch, M. Paulitsch, D. Buhler, H. Theiling, S. Wegener, and M. Schmidt. Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement. In Proceedings of ECRTS'14, pages 109--118. IEEE, 2014.

Digital Library

[21]

A. Oliveira Maroneze, S. Blazy, D. Pichardie, and I. Puaut. A Formally Verified WCET Estimation Tool. In Proceedings of WCET'14. OASIcs, 2014.

[22]

S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory access scheduling. In Proceedings ISCA'00, pages 128--138. ACM, 2000.

Digital Library

[23]

J. Roseen, A. Andrei, P. Eles, and Z. Peng. Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In Proceedings of RTSS'07, pages 49--60. IEEE, 2007.

Digital Library

[24]

RTCA co. DO-297/ED-124 - Integrated Modular Avionics (IMA) Development Guidance and Certification Considerations, 2005.

[25]

A. Schranzhofer, J.-J. Chen, and L. Thiele. Timing analysis for TDMA arbitration in resource sharing systems. In Proceedings of RTAS'10, pages 215--224. IEEE, 2010.

Digital Library

[26]

R. Sen and Y. N. Srikant. WCET estimation for executables in the presence of data caches. In Proceedings EMSOFT '07, pages 203--212. ACM, 2007.

Digital Library

[27]

L. Subramanian, V. Seshadri, Y. Kim, B. Jaiyen, and O. Mutlu. Mise: Providing performance predictability and improving fairness in shared main memory systems. In HPCA'13, pages 639--650. IEEE, 2013.

Digital Library

[28]

L. Tan. The worst-case execution time tool challenge. STTT journal, 11(2):133--152, 2009.

[29]

A. Wilson and T. Preyssler. Incremental certification and integrated modular avionics. In Digital Avionics Systems Conference. DASC'08. IEEE/AIAA 27th, pages 1.E.3--1--1.E.3--8, 2008.

[30]

G. Yao, R. Pellizzoni, S. Bak, E. Betti, and M. Caccamo. Memory-centric scheduling for multicore hard real-time systems. Real-Time Systems, 48(6):681--715, 2012.

Digital Library

[31]

G. Yao, R. Pellizzoni, S. Bak, H. Yun, and M. Caccamo. Global real-time memory-centric scheduling for multicore systems. IEEE Transaction on Computers, 2016.

Digital Library

[32]

Y. Ye, R. West, Z. Cheng, and Y. Li. Coloris: A dynamic cache partitioning system using page coloring. In Proceedings of PACT'14, pages 381--392, 2014.

Digital Library

[33]

H. Yun, R. Pellizzoni, and P. K. Valsan. Parallelism-aware memory interference delay analysis for COTS multicore systems. In ECRTS'15, pages 184--195. IEEE Computer Society, 2015.

Digital Library

[34]

H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. Memory access control in multiprocessor for real-time systems with mixed criticality. In Proceedings of ECRTS'12, pages 299--308. IEEE Computer Society, 2012.

Digital Library

Cited By

Lugo TLozano SFernandez JCarretero J(2022)A Survey of Techniques for Reducing Interference in Real-Time Applications on Multicore PlatformsIEEE Access10.1109/ACCESS.2022.315189110(21853-21882)Online publication date: 2022
https://doi.org/10.1109/ACCESS.2022.3151891
Boudjadar JMacedo HRisco Martín JBesada EDe Rango F(2018)Towards a schedulability-driven architecture exploration for mixed criticality multicore systemsProceedings of the 22nd International Symposium on Distributed Simulation and Real Time Applications10.5555/3330299.3330304(37-46)Online publication date: 15-Oct-2018
https://dl.acm.org/doi/10.5555/3330299.3330304
Boudjadar JMacedo H(2018)Towards a Schedulability-driven Architecture Exploration for Mixed Criticality Multicore Systems2018 IEEE/ACM 22nd International Symposium on Distributed Simulation and Real Time Applications (DS-RT)10.1109/DISTRA.2018.8600927(1-5)Online publication date: Oct-2018
https://doi.org/10.1109/DISTRA.2018.8600927
Show More Cited By

Index Terms

Schedulability and Memory Interference Analysis of Multicore Preemptive Real-time Systems
1. Computer systems organization
  1. Embedded and cyber-physical systems
    1. Embedded systems
      1. Embedded software
  2. Real-time systems
    1. Real-time system architecture
2. Software and its engineering
  1. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Memory management
        Process management
        Scheduling

Recommendations

Efficiently Handling Memory Accesses to Improve QoS in Multicore Systems under Real-Time Constraints
SBAC-PAD '12: Proceedings of the 2012 IEEE 24th International Symposium on Computer Architecture and High Performance Computing

Chip multiprocessors (CMPs) are becoming the common choice to implement embedded systems due to they achieve a good tradeoff between performance and power. Because of manufacturability reasons, CMPs use to implement one or several memory controllers, ...
Adding instruction cache effect to schedulability analysis of preemptive real-time systems
RTAS '96: Proceedings of the 2nd IEEE Real-Time Technology and Applications Symposium (RTAS '96)

Cache memories are commonly avoided in real time systems because of their unpredictable behavior. Recently, some research has been done to obtain tighter bounds on the worst case execution time (WCET) of cached programs. These techniques usually assume ...
Hardware support for WCET analysis of hard real-time multicore systems
ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture

The increasing demand for new functionalities in current and future hard real-time embedded systems like automotive, avionics and space industries is driving an increase in the performance required in embedded processors. Multicore processors represent ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ICPE '17: Proceedings of the 8th ACM/SPEC on International Conference on Performance Engineering

April 2017

450 pages

ISBN:9781450344043

DOI:10.1145/3030207

General Chairs:
Walter Binder
Università della Svizzera Italiana, Switzerland
,
Vittorio Cortellessa
Università dell'Aquila, Italy
,
Program Chairs:
Anne Koziolek
Karlsruhe Institute of Technology, Germany
,
Evgenia Smirni
College of William & Mary, USA
,
Meikel Poess
Oracle Corporation, USA

Copyright © 2017 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGMETRICS: ACM Special Interest Group on Measurement and Evaluation
SIGSOFT: ACM Special Interest Group on Software Engineering
SPEC: SPEC Research Group

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 17 April 2017

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

Swedish Governmental Agency for Innovation Systems

Conference

ICPE '17

Sponsor:

ICPE '17: ACM/SPEC International Conference on Performance Engineering

April 22 - 26, 2017

L'Aquila, Italy

Acceptance Rates

ICPE '17 Paper Acceptance Rate 27 of 83 submissions, 33%;

Overall Acceptance Rate 252 of 851 submissions, 30%

Upcoming Conference

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
127
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 08 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Lugo TLozano SFernandez JCarretero J(2022)A Survey of Techniques for Reducing Interference in Real-Time Applications on Multicore PlatformsIEEE Access10.1109/ACCESS.2022.315189110(21853-21882)Online publication date: 2022
https://doi.org/10.1109/ACCESS.2022.3151891
Boudjadar JMacedo HRisco Martín JBesada EDe Rango F(2018)Towards a schedulability-driven architecture exploration for mixed criticality multicore systemsProceedings of the 22nd International Symposium on Distributed Simulation and Real Time Applications10.5555/3330299.3330304(37-46)Online publication date: 15-Oct-2018
https://dl.acm.org/doi/10.5555/3330299.3330304
Boudjadar JMacedo H(2018)Towards a Schedulability-driven Architecture Exploration for Mixed Criticality Multicore Systems2018 IEEE/ACM 22nd International Symposium on Distributed Simulation and Real Time Applications (DS-RT)10.1109/DISTRA.2018.8600927(1-5)Online publication date: Oct-2018
https://doi.org/10.1109/DISTRA.2018.8600927
Boudjadar JGarro AD'Ambrogio A(2017)An efficient energy-driven scheduling of DVFS-multicore systems with a hierarchy of shared memoriesProceedings of the 21st International Symposium on Distributed Simulation and Real Time Applications10.5555/3199858.3199861(9-16)Online publication date: 18-Oct-2017
https://dl.acm.org/doi/10.5555/3199858.3199861
Boudjadar J(2017)An efficient energy-driven scheduling of DVFS-multicore systems with a hierarchy of shared memories2017 IEEE/ACM 21st International Symposium on Distributed Simulation and Real Time Applications (DS-RT)10.1109/DISTRA.2017.8167661(1-8)Online publication date: Oct-2017
https://doi.org/10.1109/DISTRA.2017.8167661

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten