skip to main content
10.1145/3036669.3036680acmconferencesArticle/Chapter ViewAbstractPublication PagesispdConference Proceedingsconference-collections
research-article

A Fast, Robust Network Flow-based Standard-Cell Legalization Method for Minimizing Maximum Movement

Published: 19 March 2017 Publication History

Abstract

The standard-cell placement legalization problem has become critical due to increasing design rule complexity and design utilization at 16nm and lower technology nodes. An ideal legalization approach should preserve the quality of the input placement in terms of routability and timing, as well as effectively manage white space availability and have low runtime. In this work, we present a robust legalization algorithm for standard cell placement that minimizes maximum cell movements fast and effectively based on a novel network-flow approach. The idea is inspired by path augmentation but with important differences. In contrast to the classical path augmentation approaches, we resolve bin overflows by finding several candidate paths that guarantee realizable (legal) flow solutions. In addition, we show how the proposed algorithm can be seamlessly extended to handle relevant cell edge spacing design rules. Our experimental results on the ISPD 2014 benchmarks illustrate that our proposed method yields 2.5x and 3.3x less maximum and average cell movement, respectively, and the runtime is significantly (18x) lower compared to best-in-class academic legalizers.

References

[1]
M. C. Kim, N. Viswanathan, Z. Li, and C. Alpert. ICCAD-2013 CAD contest in placement finishing and benchmark suite. In Proc. of ICCAD, pages 268--270, Nov 2013.
[2]
D. Hill. Method and system for high speed detailed placement of cells within an integrated circuit design, April 9 2002. US Patent 6,370,673.
[3]
N. Karimpour Darav, A. Kennings, A. Fakheri Tabrizi, D. Westwick, and L. Behjat. Eh?placer: A high-performance modern technology-driven placer. ACM TODAES, 21(3):37:1--37:27, April 2016.
[4]
P. Spindler, U. Schlichtmann, and F. M. Johannes. Abacus: Fast legalization of standard cell circuits with minimal movement. In Proc. of ISPD, pages 47--53, 2008.
[5]
W.-K. Chow, J. Kuang, X. He, W. Cai, and Evangeline F.Y. Young. Cell density-driven detailed placement with displacement constraint. In Proc. of ISPD, pages 3--10, 2014.
[6]
N. Viswanathan, Min Pan, and C. Chu. Fastplace 3.0: A fast multilevel quadratic placement algorithm with placement congestion control. In Proc. of ASP-DAC, pages 135--140, Washington, DC, USA, 2007.
[7]
M. Cho, H. Ren, H. Xiang, and R. Puri. History-based VLSI legalization using network flow. In Proc. of DAC, pages 286--291, 2010.
[8]
U. Brenner. Bonnplace legalization: Minimizing movement by iterative augmentation. IEEE TCAD, 32(8):1215--1227, August 2013.
[9]
H. Ren, D. Z. Pan, C. J. Alpert, and P. Villarrubia. Diffusion-based placement migration. In Proc. of DAC, pages 515--520, 2005.
[10]
R. K. Ahuja, T. L. Magnanti, and J. B. Orlin. Network Flows: Theory, Algorithms, and Applications. Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 1993.
[11]
E. W. Dijkstra. A note on two problems in connexion with graphs. Numer. Math., 1(1):269--271, December 1959.
[12]
S. S. Skiena. The Algorithm Design Manual. Springer Publishing Company, Incorporated, 2nd edition, 2008.
[13]
Andrew B. Kahng, Igor L. Markov, and Sherief Reda. On legalization of row-based placements. In Proc. of GLSVLSI, pages 214--219, 2004.
[14]
V. Yutsis, I. S. Bustany, D. Chinnery, J. R. Shinnerl, and W.-H. Liu. ISPD 2014 benchmarks with sub-45nm technology rules for detailed-routing-driven placement. In Proc. of ISPD, pages 161--168, 2014.
[15]
I. S. Bustany, D. Chinnery, J. R. Shinnerl, and V. Yutsi. ISPD 2015 benchmarks with fence regions and routing blockages for detailed-routing-driven placement. In Proc. of ISPD, pages 157--164, 2015.
[16]
A. Kennings, N. Karimpour Darav, and L. Behjat. Detailed placement accounting for technology constraints. In Proc. of VLSI-SoC, pages 1--6, 2014.
[17]
G. J. Nam. ISPD 2006 placement contest: Benchmark suite and results. In Proc. of ISPD, pages 167--167, 2006.
[18]
Cadence, Inc. LEF/DEF version 5.3--5.7 exchange format. http://si2.org/openeda.si2.org/projects/lefdef. Accessed: 2015-01--29.
[19]
ISPD 2014 detailed routing-driven placement contest. http://www.ispd.cc/contests/14/ispd2014contest.html. Accessed: 2016--10-03.
[20]
ISPD 2015 blockage-aware detailed routing-driven placement contest. http://www.ispd.cc/contests/15/ispd2015contest.html. Accessed: 2016--10-03.
[21]
T. Lin, C. Chu, J.R. Shinnerl, I. Bustany, and I. Nedelchev. POLAR: A high performance mixed-size wirelengh-driven placer with density constraints. IEEE TCAD, 34(3):447--459, 2015

Cited By

View all
  • (2024)Integrating Operations Research into Very Large-Scale Integrated Circuits Placement Design: A ReviewAsia-Pacific Journal of Operational Research10.1142/S021759592450007641:06Online publication date: 6-Jul-2024
  • (2024)Placement legalization for heterogeneous cells of non-integer multiple-heightsIntegration10.1016/j.vlsi.2024.10217797(102177)Online publication date: Jul-2024
  • (2023)Challenges on Design and Technology Co-Optimization: Design Automation Perspective2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS57524.2023.10405868(212-216)Online publication date: 6-Aug-2023
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ISPD '17: Proceedings of the 2017 ACM on International Symposium on Physical Design
March 2017
176 pages
ISBN:9781450346962
DOI:10.1145/3036669
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 March 2017

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. legalization
  2. network flows
  3. placement

Qualifiers

  • Research-article

Funding Sources

  • Alberta Innovates-Technology Futures (AITF)
  • Mentor Graphics
  • Natural Sciences and Engineering Council of Canada (NSERC)

Conference

ISPD '17
Sponsor:
ISPD '17: International Symposium on Physical Design
March 19 - 22, 2017
Oregon, Portland, USA

Acceptance Rates

Overall Acceptance Rate 62 of 172 submissions, 36%

Upcoming Conference

ISPD '25
International Symposium on Physical Design
March 16 - 19, 2025
Austin , TX , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)48
  • Downloads (Last 6 weeks)4
Reflects downloads up to 03 Mar 2025

Other Metrics

Citations

Cited By

View all
  • (2024)Integrating Operations Research into Very Large-Scale Integrated Circuits Placement Design: A ReviewAsia-Pacific Journal of Operational Research10.1142/S021759592450007641:06Online publication date: 6-Jul-2024
  • (2024)Placement legalization for heterogeneous cells of non-integer multiple-heightsIntegration10.1016/j.vlsi.2024.10217797(102177)Online publication date: Jul-2024
  • (2023)Challenges on Design and Technology Co-Optimization: Design Automation Perspective2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS57524.2023.10405868(212-216)Online publication date: 6-Aug-2023
  • (2022)Linear-time Mixed-Cell-Height Legalization for Minimizing Maximum DisplacementProceedings of the 2022 International Symposium on Physical Design10.1145/3505170.3506724(211-218)Online publication date: 13-Apr-2022
  • (2022)NBLG: A Robust Legalizer for Mixed-Cell-Height Modern DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.313700741:11(4681-4693)Online publication date: Nov-2022
  • (2021)OptiPlace: optimized placement solution for mixed-size designsAnalog Integrated Circuits and Signal Processing10.1007/s10470-021-01864-5Online publication date: 13-May-2021
  • (2019)An Optimized Cost Flow Algorithm to Spread Cells in Detailed PlacementACM Transactions on Design Automation of Electronic Systems10.1145/331757524:3(1-16)Online publication date: 2-Apr-2019
  • (2019)Analytical Mixed-Cell-Height Legalization Considering Average and Maximum Movement MinimizationProceedings of the 2019 International Symposium on Physical Design10.1145/3299902.3309750(27-34)Online publication date: 4-Apr-2019
  • (2018)Enhancing Multi-Threaded Legalization Through $k$-d Tree Circuit Partitioning2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)10.1109/SBCCI.2018.8533264(1-6)Online publication date: Aug-2018
  • (2018)A Tetris-based legalization heuristic for standard cell placement with obstacles2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)10.1109/MOCAST.2018.8376559(1-4)Online publication date: May-2018
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media