research-article

Design of Approximate High-Radix Dividers by Inexact Binary Signed-Digit Addition

Authors:

Linbin Chen,

Fabrizio Lombardi,

Paolo Montuschi,

Jie Han,

Weiqiang LiuAuthors Info & Claims

GLSVLSI '17: Proceedings of the Great Lakes Symposium on VLSI 2017

Pages 293 - 298

https://doi.org/10.1145/3060403.3060404

Published: 10 May 2017 Publication History

Get Access

Abstract

Approximate high radix dividers (HR-AXDs) are proposed and investigated in this paper. High-radix division is reviewed and inexact computing is introduced at different levels. Design parameters such as number of bits (N) and radix (r) are considered in the analysis; the replacement schemes with inexact cells and truncation schemes of exact cells in the binary signed-digit adder array is introduced. Circuit-level performance and the error characteristics of the inexact high radix dividers are analyzed for the proposed designs. The combined assessment of the normal error distance, power dissipation and delay is investigated and applications of approximate high-radix dividers are treated in detail. The simulation results show that the proposed approximate dividers offer extensive saving in terms of power dissipation, circuit complexity and delay, while only incurring in a small degradation in accuracy thus making them possibly suitable and interesting to some applications and domains such as low power/mobile computing.

References

[1]

S. F. Oberman and M. Flynn, "Division algorithms and implementations," Computers, IEEE Transactions on, vol. 46, pp. 833--854, 1997.

Digital Library

Google Scholar

[2]

B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs: Oxford University Press, 2000.

Digital Library

Google Scholar

[3]

M. D. Ercegovac and T. Lang, Digital Arithmetic: Morgan Kaufmann, 2004.

Digital Library

Google Scholar

[4]

L. Chen, J. Han, W. Liu, and F. Lombardi, "On the Design of Approximate Restoring Dividers for Error-Tolerant Applications," Computers, IEEE Transactions on, vol. PP, pp. 1--1, 2015.

Google Scholar

[5]

T. Aoki, K. Nakazawa, and T. Higuchi, "High-radix parallel VLSI dividers without using quotient digit selection tables," in Proc. 30th IEEE International Symposium on Multiple-Valued Logic, 2000, pp. 345--352.

Digital Library

Google Scholar

[6]

A. Avizienis, "Signed-Digit Number Representations for Fast Parallel Arithmetic," IRE Transactions on Electronic Computers, vol. EC-10, pp. 389--400, 1961.

Crossref

Google Scholar

[7]

S. F. Oberman and M. Flynn, "Division algorithms and implementations," IEEE Trans. Comput., vol. 46, pp. 833--854, 1997.

Digital Library

Google Scholar

[8]

M. D. Ercegovac, T. Lang, and P. Montuschi, "Very-high radix division with prescaling and selection by rounding," IEEE Trans. Comput., vol. 43, pp. 909--918, 1994.

Digital Library

Google Scholar

[9]

P. Montuschi and T. Lang, "Boosting very-high radix division with prescaling and selection by rounding," IEEE Trans. Comput., vol. 50, pp. 13--27, 2001.

Digital Library

Google Scholar

[10]

M. D. Ercegovac and T. Lang, "On-the-Fly Conversion of Redundant into Conventional Representations," IEEE Trans. Comput., vol. C-36, pp. 895--897, 1987.

Digital Library

Google Scholar

[11]

L. Jinghang, H. Jie, and F. Lombardi, "New Metrics for the Reliability of Approximate and Probabilistic Adders," IEEE Trans. Comput., vol. 62, pp. 1760--1771, 2013.

Digital Library

Google Scholar

Cited By

View all

Wen CDu HChen ZZhang LSun QZhuo C(2024)PACE: A Piece-Wise Approximate and Configurable Floating - Point Divider for Energy - Efficient Computing2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546711(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546711
Wen CDu HWang JChen ZZhang LSun QZhuo C(2024)PACE: A Piece-Wise Approximate Floating-Point Divider with Runtime Configurability and High Energy EfficiencyACM Transactions on Design Automation of Electronic Systems10.1145/370663430:2(1-23)Online publication date: 16-Dec-2024
https://dl.acm.org/doi/10.1145/3706634
Raza MJaved SKazmi MAziz AUl Haque MQazi S(2023)Approximate Computing: Hardware and Software Techniques, Tools and Their ApplicationsJournal of Circuits, Systems and Computers10.1142/S021812662430001033:04Online publication date: 20-Sep-2023
https://doi.org/10.1142/S0218126624300010
Show More Cited By

Index Terms

Design of Approximate High-Radix Dividers by Inexact Binary Signed-Digit Addition
1. Hardware
  1. Integrated circuits
    1. Logic circuits
      1. Arithmetic and datapath circuits
      2. Combinational circuits

Recommendations

Reviewing High-Radix Signed-Digit Adders
Higher radix values of the form β = 2<sup>r</sup> have been employed traditionally for recoding of multipliers, and for determining quotientand root-digits in iterative division and square root algorithms, usually only for quite moderate values of ...
Carry-Free Addition of Recoded Binary Signed-Digit Numbers

Signed-digital number representation systems have been defined for any radix r 3 with digit values ranging over the set (- alpha ,...,-1,0,1,..., alpha ), where alpha is an arbitrary integer in the range r/2> alpha >r. Such number representation systems ...
High-Radix Multiplier-Dividers: Theory, Design, and Hardware

This paper describes the theory and design of digital high-radix multiplier-dividers (Patent Pending). The theory of high-radix division is extended to high-radix multiplier-dividers that can perform fused multiplication and division operations using a ...

Comments

Information & Contributors

Information

Published In

GLSVLSI '17: Proceedings of the Great Lakes Symposium on VLSI 2017

May 2017

516 pages

ISBN:9781450349727

DOI:10.1145/3060403

General Chairs:
Laleh Behjat
University of Calgary, Canada
,
Jie Han
University of Alberta, Canada
,
Program Chairs:
Miroslav N. Velev
Aries Design Automation, USA
,
Deming Chen
University of Illinois, USA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 May 2017

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

GLSVLSI '17

Sponsor:

SIGDA

GLSVLSI '17: Great Lakes Symposium on VLSI 2017

May 10 - 12, 2017

Alberta, Banff, Canada

Acceptance Rates

GLSVLSI '17 Paper Acceptance Rate 48 of 197 submissions, 24%;

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Upcoming Conference

GLSVLSI '25

Sponsor:
sigda

Great Lakes Symposium on VLSI 2025

June 30 - July 2, 2025

New Orleans , LA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

20
Total Citations
View Citations
118
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)1

Reflects downloads up to 27 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Wen CDu HChen ZZhang LSun QZhuo C(2024)PACE: A Piece-Wise Approximate and Configurable Floating - Point Divider for Energy - Efficient Computing2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546711(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546711
Wen CDu HWang JChen ZZhang LSun QZhuo C(2024)PACE: A Piece-Wise Approximate Floating-Point Divider with Runtime Configurability and High Energy EfficiencyACM Transactions on Design Automation of Electronic Systems10.1145/370663430:2(1-23)Online publication date: 16-Dec-2024
https://dl.acm.org/doi/10.1145/3706634
Raza MJaved SKazmi MAziz AUl Haque MQazi S(2023)Approximate Computing: Hardware and Software Techniques, Tools and Their ApplicationsJournal of Circuits, Systems and Computers10.1142/S021812662430001033:04Online publication date: 20-Sep-2023
https://doi.org/10.1142/S0218126624300010
Bhat ZLoan SAfzal N(2023)Design of Error Tolerant Subtractor using Truncation Approximation Technique2023 2nd Edition of IEEE Delhi Section Flagship Conference (DELCON)10.1109/DELCON57910.2023.10127573(1-6)Online publication date: 24-Feb-2023
https://doi.org/10.1109/DELCON57910.2023.10127573
Que HJin YWang TLiu MYang XQiao F(2023)A Survey of Approximate Computing: From Arithmetic Units Design to High-Level ApplicationsJournal of Computer Science and Technology10.1007/s11390-023-2537-y38:2(251-272)Online publication date: 30-Mar-2023
https://dl.acm.org/doi/10.1007/s11390-023-2537-y
Arya NSoni TPattanaik MSharma G(2022)Energy efficient logarithmic-based approximate divider for ASIC and FPGA-based implementationsMicroprocessors & Microsystems10.1016/j.micpro.2022.10449890:COnline publication date: 1-Apr-2022
https://dl.acm.org/doi/10.1016/j.micpro.2022.104498
Gu CDou YLiu WO’Neill M(2022)Security Vulnerabilities and Countermeasures for Approximate CircuitsApproximate Computing10.1007/978-3-030-98347-5_11(269-286)Online publication date: 18-Mar-2022
https://doi.org/10.1007/978-3-030-98347-5_11
Xia JFu WLiu MWang M(2021)Low-Latency Bit-Accurate Architecture for Configurable Precision Floating-Point DivisionApplied Sciences10.3390/app1111498811:11(4988)Online publication date: 28-May-2021
https://doi.org/10.3390/app11114988
Hussain MTsai T(2021)An Efficient and Fast Softmax Hardware Architecture (EFSHA) for Deep Neural Networks2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS)10.1109/AICAS51828.2021.9458541(1-4)Online publication date: 6-Jun-2021
https://doi.org/10.1109/AICAS51828.2021.9458541
Patankar UKoel A(2021)Review of Basic Classes of Dividers Based on Division AlgorithmIEEE Access10.1109/ACCESS.2021.30557359(23035-23069)Online publication date: 2021
https://doi.org/10.1109/ACCESS.2021.3055735
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Reviewing High-Radix Signed-Digit Adders

Carry-Free Addition of Recoded Binary Signed-Digit Numbers

High-Radix Multiplier-Dividers: Theory, Design, and Hardware

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations