Deadline-Aware Joint Optimization of Sleep Transistor and Supply Voltage for FinFET Based Embedded Systems
Pages 427 - 430
Abstract
Leakage power consumption has recently become a great concern for modern embedded systems. FinFET technologies, power gating, and near- and super-threshold regimes can significantly reduce the power consumption. However, there lacks a comprehensive analysis of jointly applying the aforementioned power saving techniques. In this paper, we investigate the application of power gating to FinFET circuits operating in near- and super-threshold voltage regimes for embedded system applications. A joint optimization algorithm is proposed to determine the width/length, position and threshold type of the sleep transistor together with the operating voltage constrained to a certain deadline, and with the goal of minimizing energy per operation. Experimental results demonstrate that the proposed algorithm achieves up to 99.9% energy reductions when compared to the near-threshold approach without power gating and 95.3% when compared to deadline-free optimization.
References
[1]
S. C. Mukhopadhyay, "Wearable sensors for human activity monitoring: A review," Sensors Journal, IEEE, vol. 15, no. 3, pp. 1321--1330, 2015.
[2]
M. Alam, "Reliability-and process-variation aware design of integrated circuits," Microelectronics Reliability, vol. 48, no. 8, pp. 1114--1122, 2008.
[3]
J. Li, Q. Xie, Y. Wang, S. Nazarian, and M. Pedram, "Leakage power reduction for deeply-scaled finfet circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique," in Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition. EDA Consortium, 2015, pp. 1579--1582.
[4]
T. Cui, J. Li, S. Nazarian, M. Pedram et al., "An exploration of applying gate-length-biasing techniques to deeply-scaled finfets operating in multiple voltage regimes." IEEE Transactions on Emerging Topics in Computing, 2016.
[5]
H. Kaul, M. Anders, S. Hsu, A. Agarwal, R. Krishnamurthy, and S. Borkar, "Near-threshold voltage (ntv) design: opportunities and challenges," in Proceedings of the 49th Annual Design Automation Conference, 2012, pp. 1153--1158.
[6]
T. Cui, J. Li, A. Shafaei, S. Nazarian, and M. Pedram, "An efficient timing analysis model for 6t finfet sram using current-based method," in Quality Electronic Design (ISQED), 2016 17th International Symposium on. IEEE, 2016, pp. 263--268.
[7]
J. Hu, Y. Zhang, C. Han, and W. Zhang, "An investigation of super-threshold finfet logic circuits operating on medium strong inversion regions," Open Electrical & Electronic Engineering Journal, vol. 9, pp. 22--32, 2015.
[8]
N. Pinckney, L. Shifren, B. Cline, S. Sinha, S. Jeloka, R. G. Dreslinski, T. Mudge, D. Sylvester, and D. Blaauw, "Near-threshold computing in finfet technologies: opportunities for improved voltage scalability," in Proceedings of the 53rd Annual Design Automation Conference, 2016, p. 76.
[9]
X. Lin, Y. Wang, and M. Pedram, "Joint sizing and adaptive independent gate control for finfet circuits operating in multiple voltage regimes using the logical effort method," in Proceedings of the International Conference on Computer-Aided Design. IEEE Press, 2013, pp. 444--449.
[10]
A. E. Shapiro, F. Atallah, K. Kim, J. Jeong, J. Fischer, and E. G. Friedman, "Adaptive power gating of 32-bit kogge stone adder," Integration, the VLSI Journal, vol. 53, pp. 80--87, 2016.
[11]
Y.-H. Lee, S.-C. Huang, S.-W. Wang, W.-C. Wu, P.-C. Huang, H.-H. Ho, Y.-T. Lai, and K.-H. Chen, "Power-tracking embedded buck--boost converter with fast dynamic voltage scaling for the soc system," IEEE Transactions on Power Electronics, vol. 27, no. 3, pp. 1271--1282, 2012.
[12]
Y. Zhou, X. Peng, L. Hou, P. Wan, and P. Lin, "Clock gating-a power optimization technique for smart card," in Solid-State and Integrated Circuit Technology (ICSICT), 2014 12th IEEE International Conference on, 2014, pp. 1--3.
[13]
M. Seok, S. Hanson, D. Sylvester, and D. Blaauw, "Analysis and optimization of sleep modes in subthreshold circuit design," in Proceedings of the 44th annual Design Automation Conference. ACM, 2007, pp. 694--699.
[14]
X. Cui, K. Ma, K. Liao, N. Liao, D. Wu, W. Wei, R. Li, and D. Yu, "A dynamic-adjusting threshold-voltage scheme for finfets low power designs," in 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013, pp. 129--132.
[15]
Nangate 15nm Open Library, Nangate Inc., 2009. {Online}. Available: http://www.nangate.com/
Index Terms
- Deadline-Aware Joint Optimization of Sleep Transistor and Supply Voltage for FinFET Based Embedded Systems
Recommendations
Parameter variation aware hybrid TFET-CMOS based power gating technique with a temperature variation tolerant sleep mode
In this work, we discuss the origin and temperature dependence of various mechanisms behind the flow of leakage current in two topologies of TFET - basic TFET and pocket doped TFET. It is shown that the leakage current of pocket doped TFET shows ...
Integrating sleep and pass transistor logic for leakage power reduction in FinFET circuits
This work impacts on the huge potential of FinFET technology, which can replace bulk MOS below 32 nm. Here, two new techniques are introduced to mitigate leakage power as leakage controlling pass transistor P-type LCPT (P) and leakage controlling pass ...
Assessing the Impact of Temperature and Supply Voltage Variations in Near-threshold Circuits using an Analytical Model
GLSVLSI '18: Proceedings of the 2018 Great Lakes Symposium on VLSIIn this paper, we develop an analytical model based on Enz Krummenacher Vittoz (EKV) current equations to assess the impact of temperature and supply voltage (VDD) variations in circuits operating in near-threshold voltage (NTV) regime. Using the ...
Comments
Information & Contributors
Information
Published In
May 2017
516 pages
ISBN:9781450349727
DOI:10.1145/3060403
- General Chairs:
- Laleh Behjat,
- Jie Han,
- Program Chairs:
- Miroslav N. Velev,
- Deming Chen
Copyright © 2017 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CEDA
- IEEE CASS
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 10 May 2017
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
GLSVLSI '17
Sponsor:
Acceptance Rates
GLSVLSI '17 Paper Acceptance Rate 48 of 197 submissions, 24%;
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Upcoming Conference
GLSVLSI '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 56Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 28 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in