Sandeep Kumar Samal
Guoqing Chen
Abstract
Near-threshold computing (NTC) circuits have been shown to offer significant energy efficiency and power benefits but with a huge performance penalty. This performance loss exacerbates if process and voltage variations are considered. In this article, we demonstrate that three-dimensional (3D) IC technology can overcome this limitation. We present a detailed case study with a 28nm commercial-grade core at 0.6V operation optimized with various 3D IC physical design methods. First, our study under the deterministic case shows that 3D IC NTC design outperforms 2D IC NTC by 29.5% in terms of performance at comparable energy. This is significantly higher than the 12.8% performance benefit of 3D IC at nominal voltage supplies due to higher delay sensitivity to input slew at lower voltages. Second, it is well demonstrated that transistor delay is more sensitive to voltage changes at NTC operation. However, our full-chip study reveals that IR drop effect on 2D/3D IC NTC performance is not severe due to the low power consumption and hence lower IR drop values. Third, die-to-die variation impact on full-chip performance is visible in 3D IC NTC designs, but it is not worse compared to 2D IC NTC designs. This is mainly due to the shorter critical path length in 3D IC NTC designs.
- F. Abouzeid, A. Bienfait, K. C. Akyel, S. Clerc, L. Ciampolini, and P. Roche. 2013. Scalable 0.35V to 1.2V SRAM bitcell design from 65nm CMOS to 28nm FDSOI. In 2013 Proceedings of the ESSCIRC (ESSCIRC). 205--208.Google Scholar
- M. Alioto and G. Palumbo. 2006. Impact of supply voltage variations on full adder delay: Analysis and comparison. IEEE Trans. VLSI Syst. 14, 12 (Dec. 2006), 1322--1335. Google ScholarDigital Library
- E. Beigne, A. Valentian, B. Giraud, O. Thomas, T. Benoist, Y. Thonnart, S. Bernard, G. Moritz, O. Billoint, Y. Maneglia, P. Flatresse, J. P. Noel, F. Abouzeid, B. Pelloux-Prayer, A. Grover, S. Clerc, P. Roche, J. Le Coz, S. Engels, and R. Wilson. 2013. Ultra-wide voltage range designs in fully-depleted silicon-on-insulator FETs. In Design, Automation Test in Europe Conference Exhibition (DATE), 2013. 613--618. Google ScholarDigital Library
- A. P. Chandrakasan, D. C. Daly, D. F. Finchelstein, J. Kwong, Y. K. Ramadass, M. E. Sinangil, V. Sze, and N. Verma. 2010. Technologies for ultradynamic voltage scaling. Proc. IEEE 98, 2 (Feb. 2010), 191--214.Google ScholarCross Ref
- L. Chang, D. J. Frank, R. K. Montoye, S. J. Koester, B. L. Ji, P. W. Coteus, R. H. Dennard, and W. Haensch. 2010. Practical strategies for power-efficient computing technologies. Proc. IEEE 98, 2 (Feb. 2010), 215--236.Google ScholarCross Ref
- P. Corsonello, S. Perri, and F. Frustaci. 2015. Exploring well configurations for voltage level converter design in 28 nm UTBB FDSOI technology. In 2015 33rd IEEE International Conference on Computer Design (ICCD). 499--504. Google ScholarDigital Library
- R. G. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, and T. Mudge. 2010. Near-threshold computing: Reclaiming moore’s law through energy efficient integrated circuits. Proc. IEEE 98, 2 (Feb. 2010), 253--266.Google ScholarCross Ref
- R. G. Dreslinski, B. Zhai, T. Mudge, D. Blaauw, and D. Sylvester. 2007. An energy efficient parallel architecture using near threshold operation. In 16th International Conference on Parallel Architecture and Compilation Techniques, 2007 (PACT 2007). 175--188. Google ScholarDigital Library
- D. Fick, R. G. Dreslinski, B. Giridhar, Gyouho Kim, Sangwon Seo, M. Fojtik, S. Satpathy, Yoonmyung Lee, Daeyeon Kim, N. Liu, M. Wieckowski, G. Chen, T. Mudge, D. Blaauw, and D. Sylvester. 2013. Centip3De: A cluster-based NTC architecture with 64 ARM cortex-M3 cores in 3D stacked 130 nm CMOS. IEEE J. Solid-State Circ. 48, 1 (Jan. 2013), 104--117.Google ScholarCross Ref
- Siddharth Garg and D. Marculescu. 2009. 3D-GCP: An analytical model for the impact of process variations on the critical path delay distribution of 3D ICs. In ISQED, 2009. 147--155. Google ScholarDigital Library
- Scott Hanson et al. 2006. Ultralow-voltage, minimum-energy CMOS. IBM J. Res. Dev. 50, 4/5 (2006), 469--490. Google ScholarDigital Library
- Da-Cheng Juan, S. Garg, and D. Marculescu. 2013. Impact of manufacturing process variations on performance and thermal characteristics of 3D ICs: Emerging challenges and new solutions. In ISCAS.Google Scholar
- Moongon Jung, Taigon Song, Yarui Peng, and Sung Kyu Lim. 2015. Fine-grained 3-D IC partitioning study with a multicore processor. IEEE Trans. Comp. Packag. Manuf. Technol. 5, 10 (Oct 2015), 1393--1401.Google Scholar
- G. Katti, M. Stucchi, K. de Meyer, and W. Dehaene. 2010. Electrical modeling and characterization of through silicon via for three-dimensional ICs. IEEE Trans. Electron Dev. 57, 1 (Jan. 2010), 256--262.Google ScholarCross Ref
- H. Kaul, M. Anders, S. Hsu, A. Agarwal, R. Krishnamurthy, and S. Borkar. 2012. Near-threshold voltage (NTV) design-opportunities and challenges. In DAC. 1149--1154. Google ScholarDigital Library
- M. Konijnenburg, Y. Cho, M. Ashouei, T. Gemmeke, C. Kim, J. Hulzink, J. Stuyt, M. Jung, J. Huisken, S. Ryu, J. Kim, and H. d. Groot. 2013. Reliable and energy-efficient 1MHz 0.4V dynamically reconfigurable SoC for ExG applications in 40nm LP CMOS. In 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers. 430--431.Google ScholarCross Ref
- Wulong Liu, Haixiao Du, Yu Wang, Yuchun Ma, Y. Xie, Jinguo Quan, and Huazhong Yang. 2013. TSV-aware topology generation for 3D clock tree synthesis. In 2013 14th International Symposium on Quality Electronic Design (ISQED). 300--307.Google Scholar
- Chien-Wei Lo, Liang Men, J. Brady, and Jia Di. 2015. Asynchronous and synchronous designs for low-power FDSOI CMOS process optimized for subthreshold operation at 0.3V VDD. In 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). 1--3.Google Scholar
- OpenSPARC T2 Oracle. 2014. http://www.oracle.com. (2014).Google Scholar
- S. K. Samal, Y. Li, G. Chen, and S. K. Lim. 2015a. Improving performance in near-threshold circuits using 3D IC technology. In 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). 1--2.Google Scholar
- S. K. Samal, Y. Peng, M. Pathak, and S. K. Lim. 2015b. Ultralow power circuit design with subthreshold/near-threshold 3-D IC technologies. IEEE Trans. Comp. Packag. Manuf. Technol. 5, 7 (Jul. 2015), 980--990.Google Scholar
- J. S. Yang, J. Pak, X. Zhao, S. K. Lim, and D. Z. Pan. 2011. Robust clock tree synthesis with timing yield optimization for 3D-ICs. In 2011 16th Asia and South Pacific Design Automation Conference (ASP-DAC). 621--626. Google ScholarDigital Library
- Bo Zhai, R. G. Dreslinski, D. Blaauw, T. Mudge, and D. Sylvester. 2007. Energy efficient near-threshold chip multi-processing. In 2007 ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED). 32--37. Google ScholarDigital Library
Index Terms
- Improving Performance under Process and Voltage Variations in Near-Threshold Computing Using 3D ICs
Recommendations
Measurements and modeling of intrinsic fluctuations in MOSFET threshold voltage
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and designFluctuations in intrinsic linear Vt, free of impact of parasitics, are measured for large arrays of NMOS and PMOS devices on a testchip in a 150nm logic technology. Local intrinsic σVT, free of extrinsic process, length and width variations, is random, ...
Reliable Power Delivery System Design for Three-Dimensional Integrated Circuits (3D ICs)
ISVLSI '12: Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSIThree-dimensional integrated circuits (3D ICs) have drawn groundswell of interest in both academia and industry in recent years. However, the power integrity of 3D ICs is threatened by the increased current density brought by vertical integration. To ...
Sensitivity of Multigate mosfets to Process Variations–-An Assessment Based on Analytical Solutions of 3-D Poisson's Equation
This paper investigates the sensitivity of multigate MOSFETs to process variations using analytical solutions of 3-D Poisson's equation verified with device simulation. FinFET and Tri- gate with both heavily doped and lightly doped channels have been ...
Comments