skip to main content
10.1145/3061639.3062282acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors

Published: 18 June 2017 Publication History

Abstract

Energy harvesting is replacing battery to power embedded systems such as Internet of Things and wearable devices. Unstable energy supply brings challenges to energy harvesting powered system, resulting in frequent interruptions. Non-volatile processor is proposed to back up volatile logics before energy depletion and recover the system status after energy resumes. The backup efficiency of memory content significantly affects program performance. There are existing researches focusing on backup optimizations, but they did not fully consider cache behaviors. In this paper, we introduce cache persistence analysis into memory backup for self-powered non-volatile processors. The evaluation shows that the proposed cache-aware backup delivers on average 45.6% improvement in forward progress, achieving 40.2% and 12.7% higher system performance compared with instant and cache-unaware backup.

References

[1]
J. Brauer, B. Schlich, T. Reinbacher, and S. Kowalewski. Stack bounds analysis for microcontroller assembly code. In WESS, pages 5:1--5:9, 2009.
[2]
C. Cullmann. Cache persistence analysis: Theory and practice. ACM Trans. Embed. Comput. Syst., 12(1s):40:1--40:25, Mar. 2013.
[3]
X. Dong, C. Xu, N. Jouppi, and Y. Xie. NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Non-volatile Memory, pages 15--50. Springer New York, New York, NY, 2014.
[4]
N. S. et al. 10.5 A 90nm 20MHz fully nonvolatile microcontroller for standby-power-critical applications. In ISSCC, pages 184--185, 2014.
[5]
Y. L. et al. 4.7 a 65nm ReRAM-enabled nonvolatile processor with 6x reduction in restore time and 4x higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic. In ISSCC, pages 84--86, Jan 2016.
[6]
H. Jayakumar, A. Raha, and V. Raghunathan. QUICKRECALL: A low overhead HW/SW approach for enabling computations across power cycles in transiently powered computers. In VLSID, pages 330--335, Jan 2014.
[7]
A. Kansal, J. Hsu, S. Zahedi, and M. B. Srivastava. Power management in energy harvesting sensor networks. ACM Trans. Embed. Comput. Syst., 6(4), Sept. 2007.
[8]
B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. Architecting phase change memory as a scalable dram alternative. In ACM SIGARCH Computer Architecture News, volume 37, pages 2--13. ACM, 2009.
[9]
Q. Li, M. Zhao, J. Hu, Y. Liu, Y. He, and C. J. Xue. Compiler directed automatic stack trimming for efficient non-volatile processors. In DAC, pages 183:1--183:6, 2015.
[10]
X. Li, Y. Liang, T. Mitra, and A. Roychoudhury. Chronos: A timing analyzer for embedded software. Science of Computer Programming, 69(1):56--67, 2007.
[11]
K. Ma, X. Li, S. Li, Y. Liu, J. J. Sampson, Y. Xie, and V. Narayanan. Nonvolatile processor architecture exploration for energy-harvesting applications. IEEE Micro, 35(5):32--40, Sept 2015.
[12]
M. Qazi, M. Clinton, S. Bartling, and A. P. Chandrakasan. A low-voltage 1 mb fram in 0.13 m cmos featuring time-to-digital sensing for expanded operating margin. IEEE Journal of Solid-State Circuits, 47(1):141--150, 2012.
[13]
B. Ransford and B. Lucia. Nonvolatile memory is a broken time machine. MSPC, pages 1--3, 2014.
[14]
B. Ransford, J. Sorber, and K. Fu. Mementos: System support for long-running computation on rfid-scale devices. In ASPLOS, pages 159--170, 2011.
[15]
X. Sheng, Y. Wang, Y. Liu, and H. Yang. SPaC: A segment-based parallel compression for backup acceleration in nonvolatile processors. In DATE, pages 865--868, 2013.
[16]
S. Sudevalayam and P. Kulkarni. Energy Harvesting Sensor Nodes: Survey and Implications. IEEE Communications Surveys & Tutorials, 13(3):443--461, 2011.
[17]
Y. Wang, Y. Liu, S. Li, D. Zhang, B. Zhao, M.-F. Chiang, Y. Yan, B. Sai, and H. Yang. A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops. In ESSCIRC, pages 149--152, 2012.
[18]
M. Xie, M. Zhao, C. Pan, J. Hu, Y. Liu, and C. J. Xue. Fixing the broken time machine: Consistency-aware checkpointing for energy harvesting powered nonvolatile processor. In DAC, pages 184:1--184:6, 2015.
[19]
M. Zhao, Q. Li, M. Xie, Y. Liu, J. Hu, and C. J. Xue. Software assisted non-volatile register reduction for energy harvesting based cyber-physical system. In DATE, pages 567--572, 2015.

Cited By

View all
  • (2024)TVTAC: Triple Voltage Threshold Approximate Cache for Energy Harvesting Nonvolatile ProcessorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.340694243:12(4546-4557)Online publication date: Dec-2024
  • (2022)Deep Reinforcement-Learning-Guided Backup for Energy Harvesting Powered SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.305632841:2(346-358)Online publication date: Feb-2022
  • (2022)Transient computing for energy harvesting systemsJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2022.102743132:COnline publication date: 1-Nov-2022
  • Show More Cited By

Index Terms

  1. Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    DAC '17: Proceedings of the 54th Annual Design Automation Conference 2017
    June 2017
    533 pages
    ISBN:9781450349277
    DOI:10.1145/3061639
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    In-Cooperation

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 18 June 2017

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. Non-volatile Processor
    2. cache persistence
    3. forward progress

    Qualifiers

    • Research-article
    • Research
    • Refereed limited

    Conference

    DAC '17
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

    Upcoming Conference

    DAC '25
    62nd ACM/IEEE Design Automation Conference
    June 22 - 26, 2025
    San Francisco , CA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)9
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 19 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2024)TVTAC: Triple Voltage Threshold Approximate Cache for Energy Harvesting Nonvolatile ProcessorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.340694243:12(4546-4557)Online publication date: Dec-2024
    • (2022)Deep Reinforcement-Learning-Guided Backup for Energy Harvesting Powered SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.305632841:2(346-358)Online publication date: Feb-2022
    • (2022)Transient computing for energy harvesting systemsJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2022.102743132:COnline publication date: 1-Nov-2022
    • (2020)Q-learning Based Backup for Energy Harvesting Powered Embedded Systems2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE48585.2020.9116561(1247-1252)Online publication date: Mar-2020
    • (2020)Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile ProcessorsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2020.297854328:8(1796-1806)Online publication date: Aug-2020
    • (2020)Everything Leaves Footprints: Hardware Accelerated Intermittent Deep InferenceIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.3012217(1-1)Online publication date: 2020
    • (2020)A lightweight online backup manager for energy harvesting powered nonvolatile processor systemsJournal of Systems Architecture10.1016/j.sysarc.2020.101900(101900)Online publication date: Oct-2020
    • (2020)A Solution for High Availability Memory AccessAlgorithms and Architectures for Parallel Processing10.1007/978-3-030-38991-8_9(122-137)Online publication date: 22-Jan-2020
    • (2019)Checkpointing-Aware Loop Tiling for Energy Harvesting Powered Nonvolatile ProcessorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.280362438:1(15-28)Online publication date: Jan-2019

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media