Martin Barnasconi
ABSTRACT
For the design and verification of a heterogeneous system architecture containing analog, digital, and software functionality, the use of modern languages and advanced Electronic System-Level (ESL) top-down design methodologies becomes fundamental. This paper will present the industrial application of the SystemC analog/mixed-signal (AMS) extensions in combination with SystemC and other C++ libraries, to enable mixed-signal system-level design of a Magneto Resistive Sensor product. It will demonstrate an efficient top-down design and early verification approach by creating an accurate mixed-signal virtual prototype for concept development and architecture exploration, bringing high modelling fidelity and high simulation speed.
- Accellera Systems Initiative. Verilog-AMS Language Reference Manual. DOI: htp://accellera.org/downloads/standards/v-amsGoogle Scholar
- IEEE Standards Association. IEEE 1076.1-2007 - IEEE Standard VHDL Analog and Mixed-Signal Extensions. DOI: htps://standards.ieee.org/findstds/standard/1076.1-2007.htmlGoogle Scholar
- IEEE Standards Association. IEEE 1666.1-2016 - IEEE Standard for Standard SystemC(R) Analog/Mixed-Signal Extensions Language Reference Manual. DOI: htp://standards.ieee.org/findstds/standard/1666.1-2016.htmlGoogle Scholar
- IEEE Standards Association. IEEE 1666-2011 - IEEE Standard for Standard SystemC Language Reference Manual. DOI: htp://standards.ieee.org/findstds/standard/1666-2011.htmlGoogle Scholar
- Accellera Systems Initiative. SystemC reference implementation. DOI: htp://www.accellera.org/downloads/standards/systemcGoogle Scholar
- COSEDA Technologies. SystemC AMS Proof-of-Concept 2.1. DOI: htp://www.coseda-tech.com/systemc-ams-proof-of-conceptGoogle Scholar
- BOOST libraries. DOI: htp://www.boost.orgGoogle Scholar
- GNU Scientific Library. DOI: htp://www.gnu.org/software/gslGoogle Scholar
Index Terms
- ESL Design in SystemC AMS: Introducing a top-down design methodology for mixed-signal systems: Invited
Recommendations
SystemC-based HW/SW co-simulation platform for system-on-chip (SoC) design space exploration
The development of digital designs today is much more complex than before, as they now impose more severe demands and require greater number of functionalities to be conceived. The current approach, based on the register transfer level (RTL) design ...
Design, synthesis and verification of a smart imaging core using SystemC
In this paper the development of a smart imaging core following a SystemC-based design flow is presented. The smart imaging core integrates an ARM processor and two specific hardware blocks for image processing: a smart imaging coprocessor and a motion ...
Co-simulation framework of SystemC SoC virtual prototype and custom logic (abstract only)
FPGA '13: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arraysTo address the increasing demand of System-on-Chip (SoC) for high performance applications and IP programmability, specialized SoC with custom logic is developed in a single chip or multi-chip system. Like any other SoC platforms, early software ...
Comments