Jean-Louis Lafitte
- L. Bomholt, P. Leyland, 'Data-Parallelism for Finite Element Codes Using Unstructured Meshes', Supercomputing Review, November 1992.Google Scholar
- H. Fischer, J. Knupe and C. Troger. 'FIRE on BMW's nCUBE2', Entwicklung Antneb, BMW AG, Muenchen, Germany, Speedup, Dec. 1992.Google Scholar
- M.J. Flynn, 'Some Computers Organisations and Their Effectiveness', IEEE Trans. Computers, C-21, No 9, Sept. 1972, pp.948-960. Google ScholarDigital Library
- William D. Gropp and David E. Keyes 'Semi-Structured Refinement and Parallel Domain Decomposition Methods', Argonne National Laboratory, 1991.Google Scholar
- Steven W. Hammond and Robert Schreiber 'Mapping Unstructured Grid Problems to the Connection Machine', NASA Ames Research Center, 1992. 'Fundamentals of Data Structures in C' Computer Science Presse, 1993.Google Scholar
- J.-L. Lafitte, 'On Structured Data Handling in Parallel Processing', ACM Computer Architecture Mews, Vol. 23, No. 3 - June 1995. Google ScholarDigital Library
- J.-L. Lafitte, 'Computer Architecture: from the orthogonal valuation of names up to struturing the N-stream', PhD Thesis, Université de Genève, 1998.Google Scholar
- Eric McIntosh, 'Benchmarking Computers for High Energy Physics', CERN, Sept 2, 1992.Google Scholar
- S. McLane, 'Categories for the working mathematicians', Springer-Verlag.Google Scholar
- 'On this Side and Beyond Computing: a New Engine, its Principles and Declarative Set', Shapeware Machines Corp., Technical Report May 1994.Google Scholar
- John von Neumann, 'The computer and the brain', Yale University Press, 1958. Google ScholarDigital Library
- U. Weiser, 'Intel MMX Technology: an overview', Proc Hot Chips Symposium, Aug. 199G, pp. 142-150.Google Scholar
- Maurice V. Wilkes, 'Challenges for Processor Designers', IEEE Computer, March 1997, p. 10. Google ScholarDigital Library
Index Terms
- A generalized mapping device to help memory latency
Recommendations
WOM-Code Solutions for Low Latency and High Endurance in Phase Change Memory
This paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM—attributed to PCM SET—...
Exploring latency-power tradeoffs in deep nonvolatile memory hierarchies
CF '12: Proceedings of the 9th conference on Computing FrontiersTo handle the demand for very large main memory, we are likely to use nonvolatile memory (NVM) as main memory. NVM main memory will have higher latency than DRAM. To cope with this, we advocate a less-deep cache hierarchy based on a large last-level, ...
A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability
DAC '17: Proceedings of the 54th Annual Design Automation Conference 2017Emerging Resistive Memory (ReRAM) is a promising candidate as the replacement for DRAM because of its low power consumption, high density and high endurance. Due to the unique crossbar structure, ReRAM can be constructed with a very high density. ...
Comments