Vojtech Mrazek
ABSTRACT
The aim of the paper is to introduce a new parallel approach to evolutionary optimization of digital circuits described on transistor level. The evolutionary optimization is guided by the fitness function employing a simulator of candidate circuits. A new discrete simulator was introduced to achieve a good trade-off between precision and cost of circuit evaluations. The simulator is based on event-driven simulation. Precise numeric SPICE simulator is regularly called to validate simulation results. To increase the speed of evolution, three parallel approaches were proposed: (i) thread level parallelism, (ii) multiple computing nodes which collectively communicate and distribute the best solution, and (iii) client-server architecture eliminating a limited count of SPICE simulator instances.
- Roland Dobai and Lukas Sekanina. 2015. Low-Level Flexible Architecture with Hybrid Reconfiguration for Evolvable Hardware. ACM Trans. Reconfigurable TechnoL Syst. 8, 3, Article 20 (May 2015), 24 pages. Google Scholar
Digital Library
- Yue-Jiao Gong, Wei-Neng Chen, Zhi-Hui Zhan, Jun Zhang, Yun Li, Qingfu Zhang, and Jing-Jing Li. 2015. Distributed evolutionary algorithms and their models: A survey of the state-of-the-art. Applied Soft Computing 34 (2015), 286 -- 300. Google ScholarDigital Library
- Radek Hrbacek and Vaclav Dvorak. 2014. Bent Function Synthesis by Means of Cartesian Genetic Programming. In Parallel Problem Solving from Nature - PPSN XIII. Springer Verlag, 414--423.Google Scholar
- Ranjith Kumar, Zhiyu Liu, and Volkan Kursin. 2008. Technique for Accurate Power and Energy Measurement with the Computer-aided Design Tools. Journal of Circuits, Systems and Computers 17, 03 (2008), 399--421.Google ScholarCross Ref
- W. B. Langdon and Wolfgang Banzhaf. 2008. A SIMD Interpreter for Genetic Programming onGPUGraphicsCards. Springer Berlin Heidelberg, Berlin, Heidelberg, 73--85. Google ScholarDigital Library
- Julian F. Miller (Ed.). 2011. Cartesian genetic programming. (22. ed.). Springer, Berlin. 344 pages.Google Scholar
- Julian F. Miller, Dominic Job, and Vesselin K. Vassilev. 2000. Principles in the Evolutionary Design of Digital Circuits - Part I. Genetic Programming and Evolvable Machines 1, 1 (2000), 8--35. Google ScholarDigital Library
- Julian F. Miller, Dominic Job, and Vesselin K. Vassilev. 2000. Principles in the Evolutionary Design of Digital Circuits - Part II. Genetic Programming and Evolvable Machines 1, 3 (2000), 259--288. Google ScholarDigital Library
- J. Monteiro, S. Devadas, A. Ghosh, K. Keutzer, and J. White. 1997. Estimation of average switching activity in combinational logic circuits using symbolic simulation. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 16, 1 (Jan 1997), 121--127. Google ScholarDigital Library
- Vojtech Mrazek and Zdenek Vasicek. 2014. Acceleration of Transistor-Level Evolution using Xilinx Zynq Platform. In IEEE Int. Conf. Evolvable Systems, ICES. Institute of Electrical and Electronics Engineers, 9--16.Google ScholarCross Ref
- Vojtech Mrazek and Zdenek Vasicek. 2015. Automatic Design of Low-Power VLSI Circuits: Accurate and Approximate Multipliers. In Proc. Int. Conf. Embedded and Ubiquitous Computing. IEEE, 106--113. Google ScholarDigital Library
- Vojtech Mrazek and Zdenek Vasicek. 2015. Evolutionary Design of Transistor Level Digital Circuits using Discrete Simulation. In Genetic Programming, 18th European Conference, EuroGP 2015 (LCNS 9025). Springer International Publishing, 66--77.Google Scholar
- A.M. Shams and M.A. Bayoumi. 2000. A novel high-performance CMOS 1-bit full-adder cell. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on 47, 5 (May 2000), 478--481.Google Scholar
- M.A. Trefzer. 2006. Evolution of Transistor Circuits. Ph.D. Dissertation. Ruprecht-Karls-Universitt Heidelberg.Google Scholar
- V Vassilev, D. Job, and J. Miller. 2000. Towards the Automatic Design of More Efficient Digital Circuits. In Proc. of the 2ndNASA/DoD Workshop on Evolvable Hardware. IEEE Computer Society, Los Alamitos, CA, USA, 151--160. Google ScholarDigital Library
- Marley Maria Bernard Vellasco, Ricardo Salem Zebulum, and Marco Aurelio Pacheco. 2001. Evolutionary Electronics: Automatic Design of Electronic Circuits and Systems by Genetic Algorithms (1st ed.). CRC Press, Inc., Boca Raton, EL, USA. Google ScholarDigital Library
- J.A. Walker, J.A. Hilder, and A.M. Tyrrell. 2008. Evolving Variability-Tolerant CMOS Designs. In Evolvable Systems: From Biology to Hardware (LNCS), Vol. 5216. Springer Berlin Heidelberg, 308--319. Google ScholarDigital Library
- Ludek Zaloudek and Lukas Sekanina. 2008. Transistor-Level Evolution of Digital Circuits Using a Special Circuit Simulator. In Evolvable Systems: From Biology to Hardware (LNCS), Vol. 5216. Springer Verlag, 320--331. Google ScholarDigital Library
Index Terms
- Parallel optimization of transistor level circuits using cartesian genetic programming
Recommendations
Reducing the number of transistors in digital circuits using gate-level evolutionary design
GECCO '07: Proceedings of the 9th annual conference on Genetic and evolutionary computationThis paper shows that the evolutionary design of digital circuits which is conducted at the gate level is able to produce human-competitive circuits at the transistor level. In addition to standard gates, we utilize unconventional gates (such as the ...
Applying Genetic Parallel Programming to Synthesize Combinational Logic Circuits
Experimental results show that parallel programs can be evolved more easily than sequential programs in genetic parallel programming (GPP). GPP is a novel genetic programming paradigm which evolves parallel program solutions. With the rapid development ...
When does Cartesian genetic programming minimize the phenotype size implicitly?
GECCO '10: Proceedings of the 12th annual conference on Genetic and evolutionary computationA new method is proposed to minimize the number of gates in combinational circuits using Cartesian Genetic Programming (CGP). We show that when the selection of the parent individual is performed on basis of its functionality solely (neglecting thus the ...
Comments