Cordula Hansen
- 1.Bryant, R.E.: "Symbolic boolean manipulation with ordered binary-decision diagrams", ACM Computing surveys 24, 3 (September 1993), pp. 293-318. Google Scholar
Digital Library
- 2.Garcez, E.; Nascimento, F.: "A Model Checker for a Partial Order based Model of Concurrency", Proceedings of Workshop of Beschreibungs-sprachen und Modellierungsparadigmen, March 1998.Google Scholar
- 3.Gupta, V.: "Chu Spaces: A Model of Concurrency", PhD thesis, Department of Computer Science, Stanford University, Stanford, CA, USA, 1994. Google ScholarDigital Library
- 4.Gutberlet, P.; Kr~imer, H.; Rosenstiel, W.: ,, CASCH - a Scheduling Algorithm for High Level -Synthesis ", Proceedings of the EDAC, pp. 311-315, February 1991. Google ScholarDigital Library
- 5.Gutberlet, P.; Rosenstiel, W.: "Timing Preserving Intelface Transformations for the Synthesis of Behavioural VHDL", Proceedings of EURO-DAC, September 1994. Google ScholarDigital Library
- 6.Hansen, C.; Nascimento, F.; Rosenstiel, W.: ,,Verifying High- Level Synthesis Results Using a Partial Order based Model", HLDVT'98, La Jolla (CA), November 1998.Google Scholar
- 7.Heinkel, U.; Glauert, W.: ,An Approach for a Dynamic Generation~Validation System for the Functional Simulation Considering Timing Constraints", Proceedings of ED & TC, Paris 1996. Google ScholarDigital Library
- 8.Mayer, C.; Sahm, H.; Pleickhardt, J.: "A Graphical Data Management System for HDL-Based ASIC Design Projects", Proceedings of EURO-DAC, September 1996. Google ScholarDigital Library
- 9.Nascimento, F.; Rosenstiel, W.: "Partial Order Based Modeling of Concurrency at the System Level", Proceedings of CONSYSE, September 1997.Google Scholar
Index Terms
- An approach for extracting RT timing information to annotate algorithmic VHDL specifications
Comments