skip to main content
10.1145/309847.310085acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free Access

Behavioral synthesis techniques for intellectual property protection

Authors Info & Claims
Published:01 June 1999Publication History
First page image

References

  1. 1.W. Bender, D. Gruhl, N. Morimoto, and A. Lu. Techniques for data hiding. IBM Systems Journal, 35(3&4):313-336, 1996. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. 2.S. Craver, N. Memon, B. L. Yeo, and M. M. Yeung. Can invisible watermarks resolve rightful ownerships? Technical report, IBM Research Technical Report RC 20509, 1996.Google ScholarGoogle Scholar
  3. 3.R.E. Crochiere and A.V. Oppenheim. Analysis of linear digital networks. Proceedings of the IEEE, 63(4):581-595, 1975.Google ScholarGoogle ScholarCross RefCross Ref
  4. 4.D. Fernandez. Intellectual property protection in the EDA industry. In Design Automation Conference, pages 161-163, 1994. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. 5.M.R. Garey and D.S. Johnson. Computer and Inn'actability: A Guide to the theory ofNP-Completeness. W. H. Freeman & Co., New York, NY, 1979. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. 6.E. Girczyc and S. Carlson. Increasing design quality and engineering productivity through design reuse. In Design Automation Conference, pages 48-53, 1993. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. 7.Virtual Socket Initiative. http://www, vsi.org.Google ScholarGoogle Scholar
  8. 8.D.S. Johnson, C.R. Aragon, L.A. McGeoch, and C. Schevon. Optimization by simulated annealing: an experimental evaluation; II. graph coloring and number partitioning. Operations Research, 39(3):378-406, 1991. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. 9.A. B. Kahng, et al. Robust IP Watermarking Methodologies for Physical Design. In Design Automation Conference, pages 782-787, 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. 10.D. Kirovski, Y.-Y. Hwang, M. Potkonjak, and J. Cong. Intellectual Property Protection by Watermarking Combinational Logic Synthesis Solutions. In International Conference on Computer-Aided Design, pages 194-198, 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. 11.S. Lin and D.J. Costello. Error Control Coding. Prentice Hall, 1983. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. 12.G. De Micheli. Synthesis and optimization of digital circuits. McGraw-Hill, New York, NY, 1994. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Behavioral synthesis techniques for intellectual property protection

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        DAC '99: Proceedings of the 36th annual ACM/IEEE Design Automation Conference
        June 1999
        1000 pages
        ISBN:1581131097
        DOI:10.1145/309847

        Copyright © 1999 ACM

        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 1 June 1999

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • Article

        Acceptance Rates

        DAC '99 Paper Acceptance Rate154of451submissions,34%Overall Acceptance Rate1,770of5,499submissions,32%

        Upcoming Conference

        DAC '24
        61st ACM/IEEE Design Automation Conference
        June 23 - 27, 2024
        San Francisco , CA , USA

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader