skip to main content
research-article
Public Access

D-PUF: An Intrinsically Reconfigurable DRAM PUF for Device Authentication and Random Number Generation

Published: 06 December 2017 Publication History

Abstract

Physically Unclonable Functions (PUFs) have proved to be an effective and low-cost measure against counterfeiting by providing device authentication and secure key storage services. Memory-based PUF implementations are an attractive option due to the ubiquitous nature of memory in electronic devices and the requirement of minimal (or no) additional circuitry. Dynamic Random Access Memory-- (DRAM) based PUFs are particularly advantageous due to their large address space and multiple controllable parameters during response generation. However, prior works on DRAM PUFs use a static response-generation mechanism making them vulnerable to security attacks. Further, they result in slow device authentication, are not applicable to commercial off-the-shelf devices, or require DRAM power cycling prior to authentication. In this article, we propose D-PUF, an intrinsically reconfigurable DRAM PUF based on the idea of DRAM refresh pausing. A key feature of the proposed DRAM PUF is reconfigurability, that is, by varying the DRAM refresh-pause interval, the challenge-response behavior of the PUF can be altered, making it robust to various attacks. The article is broadly divided into two parts. In the first part, we demonstrate the use of D-PUF in performing device authentication through a secure, low-overhead methodology. In the second part, we show the generation of true random numbers using D-PUF. The design is implemented and validated using an Altera Stratix IV GX FPGA-based Terasic TR4-230 development board and several off-the-shelf 1GB DDR3 DRAM modules. Our experimental results demonstrate a 4.3×-6.4× reduction in authentication time compared to prior work. Using controlled temperature and accelerated aging tests, we also demonstrate the robustness of our authentication mechanism to temperature variations and aging effects. Finally, the ability of the design to generate random numbers is verified using the NIST Statistical Test Suite.

References

[1]
Altera. 2015. Nios II Processor. Retrieved from https://www.altera.com/products/processors/overview.html.
[2]
L. E. Bassham, III, A. L. Rukhin, J. Soto, J. R. Nechvatal, M. E. Smid, E. B. Barker, S. D. Leigh, M. Levenson, M. Vangel, D. L. Banks, N. A. Heckert, J. F. Dray, and S. Vo. 2010. SP 800-22 Rev. 1a. A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications. NIST Technical Report.
[3]
M. Chang, J. Lin, C. Lai, R. Chang, S. N. Shih, M. Wang, and P. I. Lee. 2005. Si-H bond breaking induced retention degradation during packaging process of 256 mbit DRAMs with negative wordline bias. IEEE Trans. Electr. Devices 52, 4 (Apr. 2005), 484--491.
[4]
W. Che, F. Saqib, and J. Plusquellic. 2015. PUF-based authentication. In International Conference on Computer-Aided Design (ICCAD’15). IEEE Press, Piscataway, NJ, 337--344.
[5]
I. Eichhorn, P. Koeberl, and V. van der Leest. 2011. Logically reconfigurable PUFs: Memory-based secure key storage. In Workshop on Scalable Trusted Computing (STC’11). ACM, New York, NY, 59--64.
[6]
B. Gassend, D. Clarke, M. van Dijk, and S. Devadas. 2002. Silicon physical random functions. In Conference on Computer and Communications Security (CCS’02). ACM, New York, NY, 148--160.
[7]
M. S. Hashemian, B. Singh, F. Wolff, D. Weyer, S. Clay, and C. Papachristou. 2015. A robust authentication methodology using physically unclonable functions in DRAM arrays. In Design, Automation Test in Europe Conference Exhibition (DATE’15). 647--652.
[8]
C. Herder, M. D. Yu, F. Koushanfar, and S. Devadas. 2014. Physical unclonable functions and applications: A tutorial. Proc. IEEE 102, 8 (Aug. 2014), 1126--1141.
[9]
D. E. Holcomb, W. P. Burleson, and K. Fu. 2009. Power-up SRAM state as an identifying fingerprint and source of true random numbers. IEEE Trans. Comput. 58, 9 (Sep. 2009), 1198--1210.
[10]
H. Jayakumar, A. Raha, Y. Kim, S. Sutar, W. S. Lee, and V. Raghunathan. 2016. Energy-efficient system design for IoT devices. In Asia and South Pacific Design Automation Conference (ASP-DAC’16). 298--301.
[11]
JEDEC. 2016. Acceleration factor, temperature. Retrieved from https://www.jedec.org/standards-documents/dictionary/terms/acceleration-factor-temperature.
[12]
F. Jensen. 1985. Activation energies and the Arrhenius equation. Qual. Reliabil. Eng. Int. 1, 1 (1985), 13--17.
[13]
C. Keller, F. Gürkaynak, H. Kaeslin, and N. Felber. 2014. Dynamic memory-based physically unclonable function for the generation of unique identifiers and true random numbers. In International Symposium on Circuits and Systems (ISCAS’14). 2740--2743.
[14]
H. Kim, B. Oh, Y. Son, K. Kim, S. Y. Cha, J. G. Jeong, S. J. Hong, and H. Shin. 2011. Characterization of the variable retention time in dynamic random access memory. IEEE Trans. Electr. Devices 58, 9 (Sep. 2011), 2952--2958.
[15]
Ü. Kocabaş, A. Peter, S. Katzenbeisser, and A. Sadeghi. 2012. Converse PUF-based authentication. In International Conference on Trust and Trustworthy Computing (TRUST’12). Springer-Verlag, Berlin, 142--158.
[16]
K. Kursawe, A. R. Sadeghi, D. Schellekens, B. Skoric, and P. Tuyls. 2009. Reconfigurable physical unclonable functions—Enabling technology for tamper-resistant storage. In International Workshop on Hardware-Oriented Security and Trust (HOST’09). 22--29.
[17]
D. Lim. 2004. Extracting secret keys from integrated circuits. Master’s thesis, Massachusetts Institute of Technology.
[18]
J. Liu, B. Jaiyen, Y. Kim, C. Wilkerson, and O. Mutlu. 2013. An experimental study of data retention behavior in modern DRAM devices: Implications for retention time profiling mechanisms. In International Symposium on Computer Architecture (ISCA’13). ACM, New York, NY, 60--71.
[19]
S. Liu, K. Pattabiraman, T. Moscibroda, and B. G. Zorn. 2011. Flikker: Saving DRAM refresh-power through critical data partitioning. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS’11). ACM, New York, NY, 213--224.
[20]
P. Nair, C. C. Chou, and M. K. Qureshi. 2013. A case for refresh pausing in DRAM memory systems. In International Symposium on High Performance Computer Architecture (HPCA’13). 627--638.
[21]
R. Pappu, B. Recht, J. Taylor, and N. Gershenfeld. 2002. Physical one-way functions. Science 297, 5589 (2002), 2026--2030. arXiv:http://science.sciencemag.org/content/297/5589/2026.full.pdf
[22]
M. Pecht and S. Tiku. 2006. Bogus: Electronic manufacturing and consumers confront a rising tide of counterfeit electronics. IEEE Spectr. 43, 5 (May 2006), 37--46.
[23]
M. K. Qureshi, D. H. Kim, S. Khan, P. J. Nair, and O. Mutlu. 2015. AVATAR: A variable-retention-time (VRT) aware refresh for DRAM systems. In International Conference on Dependable Systems and Networks. 427--437.
[24]
A. Raha, H. Jayakumar, S. Sutar, and V. Raghunathan. 2015. Quality-aware data allocation in approximate DRAM? In International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES’15). 89--98.
[25]
P. J. Restle, J. W. Park, and B. F. Lloyd. 1992. DRAM variable retention time. In International Technical Digest on Electron Devices Meeting.
[26]
U. Rührmair, F. Sehnke, J. Sölter, G. Dror, S. Devadas, and J. Schmidhuber. 2010. Modeling attacks on physical unclonable functions. In Conference on Computer and Communications Security (CCS’10). ACM, New York, NY, 237--249.
[27]
G. E. Suh and S. Devadas. 2007. Physical unclonable functions for device authentication and secret key generation. In Design Automation Conference (DAC’07). ACM, New York, NY, 9--14.
[28]
S. Sutar, A. Raha, and V. Raghunathan. 2016. D-PUF: An intrinsically reconfigurable DRAM PUF for device authentication in embedded systems. In International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES’16). ACM, New York, NY, Article 12, 10 pages.
[29]
F. Tehranipoor, N. Karimian, K. Xiao, and J. Chandy. 2015. DRAM based intrinsic physical unclonable functions for system level security. In Great Lakes Symposium on VLSI. 15--20.
[30]
F. Tehranipoor, W. Yan, and J. A. Chandy. 2016. Robust hardware true random number generators using DRAM remanence effects. In International Symposium on Hardware Oriented Security and Trust (HOST’16). 79--84.
[31]
Terasic. 2015. TR4 FPGA Development Kit. Retrieved from http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No===683.
[32]
Y. Wang, W. k. Yu, S. Wu, G. Malysa, G. E. Suh, and E. C. Kan. 2012. Flash memory for ubiquitous hardware security functions: True random number generation and device fingerprints. In Symposium on Security and Privacy. 33--47.
[33]
W. Xiong, A. Schaller, N. Anagnostopoulos, M. U. Saleem, S. Gabmeyer, S. Katzenbeisser, and J. Szefer. 2016. Run-time accessible DRAM PUFs in commodity devices. In Conference on Cryptographic Hardware and Embedded Systems (CHES’16). 432--453.
[34]
D. S. Yaney, C. Y. Lu, R. A. Kohler, M. J. Kelly, and J. T. Nelson. 1987. A meta-stable leakage phenomenon in DRAM charge storage—Variable hold time. In International Electron Devices Meeting. 336--339.

Cited By

View all
  • (2024)A Secure PUF-Based Authentication Protocol for Remote Keyless Entry Systems in CarsIEEE Transactions on Vehicular Technology10.1109/TVT.2024.336300073:7(9825-9838)Online publication date: Jul-2024
  • (2024)Analyzing Aging Effects on SRAM PUFs: Implications for Security and ReliabilityJournal of Hardware and Systems Security10.1007/s41635-024-00154-68:3(174-186)Online publication date: 27-Jul-2024
  • (2023)RHS-TRNG: A Resilient High-Speed True Random Number Generator Based on STT-MTJ DeviceIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.329832731:10(1578-1591)Online publication date: 21-Aug-2023
  • Show More Cited By

Index Terms

  1. D-PUF: An Intrinsically Reconfigurable DRAM PUF for Device Authentication and Random Number Generation

        Recommendations

        Comments

        Information & Contributors

        Information

        Published In

        cover image ACM Transactions on Embedded Computing Systems
        ACM Transactions on Embedded Computing Systems  Volume 17, Issue 1
        Special Issue on Autonomous Battery-Free Sensing and Communication, Special Issue on ESWEEK 2016 and Regular Papers
        January 2018
        630 pages
        ISSN:1539-9087
        EISSN:1558-3465
        DOI:10.1145/3136518
        Issue’s Table of Contents
        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Journal Family

        Publication History

        Published: 06 December 2017
        Accepted: 01 June 2017
        Revised: 01 June 2017
        Received: 01 December 2016
        Published in TECS Volume 17, Issue 1

        Permissions

        Request permissions for this article.

        Check for updates

        Author Tags

        1. Hardware security
        2. authentication
        3. physically unclonable functions

        Qualifiers

        • Research-article
        • Research
        • Refereed

        Funding Sources

        Contributors

        Other Metrics

        Bibliometrics & Citations

        Bibliometrics

        Article Metrics

        • Downloads (Last 12 months)312
        • Downloads (Last 6 weeks)26
        Reflects downloads up to 05 Mar 2025

        Other Metrics

        Citations

        Cited By

        View all
        • (2024)A Secure PUF-Based Authentication Protocol for Remote Keyless Entry Systems in CarsIEEE Transactions on Vehicular Technology10.1109/TVT.2024.336300073:7(9825-9838)Online publication date: Jul-2024
        • (2024)Analyzing Aging Effects on SRAM PUFs: Implications for Security and ReliabilityJournal of Hardware and Systems Security10.1007/s41635-024-00154-68:3(174-186)Online publication date: 27-Jul-2024
        • (2023)RHS-TRNG: A Resilient High-Speed True Random Number Generator Based on STT-MTJ DeviceIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.329832731:10(1578-1591)Online publication date: 21-Aug-2023
        • (2023)DRAM Bender: An Extensible and Versatile FPGA-Based Infrastructure to Easily Test State-of-the-Art DRAM ChipsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.328217242:12(5098-5112)Online publication date: 1-Dec-2023
        • (2023)Normalized Linearly-Combined Chaotic System: Design, Analysis, Implementation, and ApplicationIEEE Open Journal of the Industrial Electronics Society10.1109/OJIES.2023.33284974(486-505)Online publication date: 2023
        • (2023)Network Slicing in 6G: An Authentication Framework for Unattended TerminalsIEEE Network10.1109/MNET.112.210073837:1(78-86)Online publication date: Jan-2023
        • (2023)Defending against model extraction attacks with physical unclonable functionInformation Sciences10.1016/j.ins.2023.01.102628(196-207)Online publication date: May-2023
        • (2022)A Scalable Protocol Level Approach to Prevent Machine Learning Attacks on Physically Unclonable Function Based Authentication Mechanisms for Internet of Medical ThingsIEEE Transactions on Industrial Informatics10.1109/TII.2021.309604818:3(1971-1980)Online publication date: Mar-2022
        • (2022)DR-STRaNGe: End-to-End System Design for DRAM-based True Random Number Generators2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA53966.2022.00087(1141-1155)Online publication date: Apr-2022
        • (2021)A Highly Reliable FPGA-based RO PUF with Enhanced Challenge Response Pairs Resilient to Modeling AttacksIEICE Electronics Express10.1587/elex.18.20210350Online publication date: 2021
        • Show More Cited By

        View Options

        View options

        PDF

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader

        Login options

        Full Access

        Figures

        Tables

        Media

        Share

        Share

        Share this Publication link

        Share on social media