Hardware and software infrastructure to implement many-core systems in modern FPGAs
Pages 79 - 83
Abstract
Many-core systems are increasingly popular in embedded systems due to their high-performance and flexibility to execute different workloads. These many-core systems provide a rich processing fabric but lack the flexibility to accelerate critical operations with dedicated hardware cores. Modern Field Programmable Gate-Arrays (FPGAs) evolved to more than reconfigurable devices, providing embedded hard-core processors with several IP cores. While FPGAs provide a rich reconfigurable hardware fabric, only one or two embedded hard-core processors are available to execute complex software applications. Therefore, modern FPGAs offer the possibility to merge the benefits of many-core systems with the reconfigurability of FPGAs. The goal of this paper is to present an infrastructure to implement many-core systems in modern FPGAs. An embedded hard-core processor is used to manage the many-core area, and to communicate with a host computer. A functional proof-of-concept system is presented, paving the way to connect dedicated hardware IPs into the NoC.
References
[1]
G. Almeida, S. Varyani, R. Busseuil, G. Sassatelli, P. Benoit, L. Torres, E. Carara, and F. Moraes. 2010. Evaluating the Impact of Task Migration in Multi-processor Systems-on-chip. In SBCCI. 73--78.
[2]
E. Carara, R. Oliveira, N. Calazans, and F. Moraes. 2008. HeMPS - A Framework for NoC-Based MPSoC Generation. In ISCAS. pp. 1345--1348.
[3]
Xilinx Inc. 2012. AXI Reference Guide. In UG761.
[4]
Xilinx Inc. 2015. AXI DMA v7.1 - LogiCORE IP Product Guide. Xilinx Inc., pp 77--81.
[5]
Xilinx Inc. 2015. Zynq-7000 All Programmable SoC. 1863p.
[6]
Xilinx Inc. 2015. Zynq-7000 All Programmable SoC - Technical Reference Manual. 116p.
[7]
W. M.Jose. 2009. Multiprocessor system in an FPGA. In International Conference on Reconfigurable Computing and FPGA's. 273--278.
[8]
F.Rousseau; F. Petrot Kouadri M, A.M. 2008. Multi-CPU/FPGA Platform Based Heterogeneous Multiprocessor Prototyping: New Challenges for Embedded Software Designers. In RSP.
[9]
M. Stewart. L. Crockett, R. Elliot. 2014. The Zynq Book (1 ed.). Strathclyde Academic Media, 484p.
[10]
P. Liljeberg J. Plosila. M. Fattah, M. Daneshtalab. 2011. Exploration of MPSoC Monitoring and Management Systems. In ReCoSoC.
[11]
S. Rhoads. 2015. Plasma CPU. htp://plasmacpu.no-ip.org/. (2015). {Online; accessed Aug-2015}.
[12]
N. D. Torring. 2007. Multiprocessor in a FPGA. In Informatics and Mathematical Modelling.
Index Terms
- Hardware and software infrastructure to implement many-core systems in modern FPGAs
Recommendations
Design and implementation of a plesiochronous multi-core 4x4 network-on-chip FPGA platform with MPI HAL support
FPGAworld '09: Proceedings of the 6th FPGAworld ConferenceThe Multi-Core NoC is a 4 by 4 Mesh NoC targeted for Altera FPGAs. It implements a deflective routing policy and is used to connect sixteen NIOS II processors. Each NIOS II is connected to the NoC via an address-mapped Resource Network Interface.
The ...
A Many-Core Co-Processor for Embedded Parallel Computing on FPGA
DSD '15: Proceedings of the 2015 Euromicro Conference on Digital System DesignSingle processor architectures are unable to provide the required performance of high performance embedded systems. Parallel processing based on general-purpose processors can achieve these performances with a considerable increase of required ...
Hardware/software optimization of error detection implementation for real-time embedded systems
CODES/ISSS '10: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesisThis paper presents an approach to system-level optimization of error detection implementation in the context of fault-tolerant real-time distributed embedded systems used for safety-critical applications. An application is modeled as a set of processes ...
Comments
Information & Contributors
Information
Published In
Copyright © 2017 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- SBMicro
- SBC: Brazilian Computer Society
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE Circuits & Systems Society
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 28 August 2017
Check for updates
Author Tags
Qualifiers
- Research-article
Funding Sources
Conference
SBCCI '17
Sponsor:
- SBC
- SIGDA
SBCCI '17: 30th Symposium on Integrated Circuits and Systems Design
August 28 - September 1, 2017
Ceará, Fortaleza, Brazil
Acceptance Rates
Overall Acceptance Rate 133 of 347 submissions, 38%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 38Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)1
Reflects downloads up to 27 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in