Motoki Amagasaki
ABSTRACT
We propose a multiple FPGA system using high speed optical serial interface built in recent FPGAs and construct ASIC emulator. Although conventional system which uses parallel connection is limited to bandwidth of the number of I/Os, proposed system has no restriction. In this paper, we implement the circuit using Kintex Ultrascale which has optical high speed serial interface and evaluate its performance using five VTR benchmark circuits. As a result, we found that proposed system operated at 21.3MHz. Furthermore, if we use a Virtex Ultrascale+, operating frequency increases up to 29.97MHz.
- K.Fleming ĄCM.Adler ĄCM.Pellauer ĄCA.Parashar ĄCArvind ĄCJ.Emer, "Leveraging Latency-Insensitivity to Ease Multiple FPGA," Proc. FPGA, pp 175--184, Feb. 2012.Google Scholar
- WJ.Fang ĄCA.C.-H. Wu, "A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations," Proc. ICCAD, pp 638--643, Oct. 1996.Google Scholar
- M.Butts, Logic Emulation and Prototyping, "It's the Interconnect (Rent rules)," RAMP Wrap, Aug 2010.Google Scholar
- K.Takahashi, M.Amagasaki, M.Kuga, M.Iida, T.Sueyoshi, "Circuit Partitioning Methods for FPGA-based ASIC Emulator using High-speed Serial Wires", Proc. SASIMI, pp. 317--318, Mar. 2012.Google Scholar
- Mario P. VestiasĄCHoracio C. Neto, "Area and performance optimization of a generic network-on-chip architecture," Proc. SBCCI, pp. 68--73, Aug. 2006.Google Scholar
- H.Nakajo, K.Matsuda, T.Miyoshi, M.Takemoto, S.Funada: "A verification method of a partitioned circuit with a high level synthesis tool based on java language.", Proc. ACOMP, pp. 1--9, Nov. 2014.Google Scholar
- T.Kajiwara, Q.Zhao, M.Amagasaki, M.Iida, M.Kuga and T.Sueyoshi, "A Novel Three-dimensional FPGA Architecture with High-speed Serial Communication Links," Proc. ICFPT, pp. 306--309, Dec. 2014. Google ScholarCross Ref
- University of Minnesota ĄCG.Karypis, "METIS 5.1.x Manual," Mar. 2013.Google Scholar
- KC.Nunna ĄCF.Mehdipour ĄCK.Murakami, "3D FPGA versus multiple FPGA system: enhanced parallelism in smaller area," Proc. AusPDC, Vol. 152, pp. 37--43, Jan.2014.Google Scholar
Index Terms
- FPGA based ASIC Emulator with High Speed Optical Serial Links
Recommendations
Implementing high-performance, low-power FPGA-based optical flow accelerators in C
ASAP '13: Proceedings of the 2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)Recent developments in High-Level Synthesis (HLS) for FPGAs are making it possible to “run” C code on FPGAs thereby making modern programming environments available to FPGA developers. In this paper, C code for a complex optical-flow algorithm is ...
A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine
Accelerating a genetic algorithm (GA) by implementing it in a reconfigurable field programmable gate array (FPGA) is described. The implemented GA features: random parent selection, which conserves selection circuitry; a steady-state memory model, which ...
Design and evaluation of a hardware/software FPGA-based system for fast image processing
We evaluate the performance of a hardware/software architecture designed to perform a wide range of fast image processing tasks. The system architecture is based on hardware featuring a Field Programmable Gate Array (FPGA) co-processor and a host ...
Comments