Habib ul Hasan Khan
ABSTRACT
The inclusion of access networks in modern FPGAs can provide a large number of use cases notably in debugging. Using access networks can eliminate the need for frequent synthesis during the debugging phase, which results in saving debugging time and reducing the time to market. Using supervisory control by a processor, required networks can be configured just by minor software modification. Furthermore, connecting thousands of nodes to the debugging system is also a complicated issue. Utilizing IP-XACT files for automatic network generation can solve such problems. A Tcl file can then be used which can perform automatic network generation. This paper demonstrates an access network design, which requires only small resources and hence is suitable for large designs along with a framework for automatic connectivity generation.
- E. Hung and S.J.E. Wilton. "Towards simulator-like observability for FPGAs: a virtual overlay network for trace-buffers." In Proc of the ACM/SIGDA international symposium on Field programmable gate arrays. ACM, 2013. Google Scholar
Digital Library
- Asaad, S., Bellofatto, R., Brezzo, B., Haymes, C., Kapur, M., Parker, B., Roewer, T., Saha, P., Takken, T. and Tierno, J., 2012, February. A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating multi-core processor simulation. In Proc. of the ACM/SIGDA international symposium on Field Programmable Gate Arrays. ACM, 2012. Google ScholarDigital Library
- A. Herrmann and G. Nugent. "Embedded logic analyzer for a programmable logic device." U.S. Patent No. 6,389,558. 14 May 2002.Google Scholar
- H. Kuijsten. "Method and apparatus for a trace buffer in an emulation system." U.S. Patent No. 5,680,583. 21 Oct. 1997.Google Scholar
- Quinton, Bradley R., and Steven JE Wilton. "Concentrator access networks for programmable logic cores on SoCs." In Proc. of the Int. Symposium on Circuits and Systems (ISCAS), 2005.Google Scholar
- H.H. Khan and D. Göhringer. "FPGA Debugging by a Device Start and Stop Approach". In Proc. of the Int. Conference on ReConFigurable Computing and FPGAs (ReConFig). IEEE, 2016.Google Scholar
- T. Wheeler, P. Graham, B. Nelson, and B. Hutchings. "Using design-level scan to improve FPGA design bservability and controllability for functional verification." In Proc. of the Int. Conference on Field Programmable Logic and Applications (FPL). IEEE, 2001. Google ScholarCross Ref
- E. Hung and S.J.E. Wilton. "Limitations of incremental signal-tracing for FPGA debug." In Proc. of 22nd Int. Conference on Field Programmable Logic and Applications (FPL). IEEE, 2012. Google ScholarCross Ref
- Raghunathan, Vijay, Mani B. Srivastava, and Rajesh K. Gupta. "A survey of techniques for energy efficient on-chip communication." In Proc. of the 40th annual Design Automation Conference. ACM, 2003. Google ScholarDigital Library
- Hwang, Frank. "The mathematical theory of nonblocking switching networks". Vol. 15. World Scientific, 2004. Google ScholarCross Ref
- Beneš, Václav E., ed. Mathematical theory of connecting networks and telephone traffic. Vol. 17. Academic press, 1965. Google ScholarCross Ref
- Pinsker, Mark S. "On the complexity of a concentrator." 7th International Telegraphic Conference. Vol. 4. 1973.Google Scholar
- Chung, F. R. K. "On concentrators, superconcentrators, generalizers, and nonblocking networks." The Bell System Technical Journal 58.8 (1979): 1765--1777. Google ScholarCross Ref
- Panjkov, Z., Wasserbauer, A., Ostermann, T., and Hagelauer, R. "Hybrid FPGA debug approach". In Proc. of the Int. Conference on Field Programmable Logic and Applications (FPL). IEEE, 2015. Google ScholarCross Ref
- IP-XACT Recommended Vendor Extensions to IEEE 1685-2014 (IP-XACT)Google Scholar
- B. R. Quinton, S. J. E. Wilton. "Post-Silicon Debug Using Programmable Logic Cores". Field-Programmable Technology, 45--48, 2005Google Scholar
- Narasimha, Madihally J. "A recursive concentrator structure with applications to self-routing switching networks." IEEE transactions on communications 42.234, (1994).Google Scholar
- Battaline, Robert P., et al. "Performance monitoring through JTAG 1149.1 interface." U.S. Patent No. 5,768,152. 16 Jun. 1998.Google Scholar
- Grimm, T., Lettnin, D., and Hübner, M. "Automatic generation of RTL connectivity checkers from SystemC TLM and IP-XACT descriptions". In Proc. of Nordic Circuits and Systems Conference (NORCAS). IEEE, 2016. Google ScholarCross Ref
- V. Berman, "Standards: The P1685 IP-XACT IP Metadata Standard," IEEE Design & Test of Computers, vol. 23, no. 4, pp. 316--317, 2006. Google ScholarDigital Library
- Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows, Std. IEEE Std. 1685--2009, 2010.Google Scholar
- J.-F. Le Tallec, et al., "Combining SystemC, IP-XACT and UML/MARTE in model-based SoC design". Workshop on Model Based Engineering for Embedded Systems Design (M-BED 2011), Grenoble, France, 2011, pp. 1--6.Google Scholar
Index Terms
- Access Network Generation for Efficient Debugging of FPGAs
Recommendations
A Generic Approach to Access Network Modeling for Next Generation Network Applications
ICNS '08: Proceedings of the Fourth International Conference on Networking and ServicesQuality of Service impairments in wireless and wired access networks for IP-based Next Generation Networks (NGNs) differ fundamentally from the ones which we typically encounter in core networks. Examples include but are not limited to high delay, low ...
Generic access network emulation for NGN testbeds
TridentCom '08: Proceedings of the 4th International Conference on Testbeds and research infrastructures for the development of networks & communitiesEvaluating the user satisfaction with Next Generation Network applications requires, amongst others, to carefully study the impact of various access networks with differing performance characteristics. This paper presents the concept and implementation ...
Debugging in the brave new world of reconfigurable hardware
ASPLOS '22: Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating SystemsSoftware and hardware development cycles have traditionally been quite distinct. Software allows post-deployment patches, which leads to a rapid development cycle. In contrast, hardware bugs that are found after fabrication are extremely costly to fix (...
Comments