Cited By
View all- Chai JFu LXie YSong TYe YLiu BDai LLiu Y(2021)The Performance Analysis of Thermal Effect in Mesh-Based Optical Networks-on-ChipsIEEE Photonics Journal10.1109/JPHOT.2021.310631813:4(1-12)Online publication date: Aug-2021
Communication optimization for thermal reliable many-core systems: work-in-progress
Authors: 
Weichen Liu, Lei Yang, Weiwen Jiang, Nan GuanAuthors Info & Claims
Weichen Liu, Lei Yang, Weiwen Jiang, Nan GuanAuthors Info & ClaimsArticle No.: 11, Pages 1 - 2
Abstract
System-level thermal management techniques normally map applications on non-adjacent cores to guarantee the safe temperature in many-core systems, while the communication efficiency will be oppositely affected by long-distance data transmission over conventional Network-on-Chips (NoC). SMART NoC has enabled single-cycle multi-hop bypass channels between distant cores, which can significantly reduce inter-processor communication latency. However, communication efficiency of SMART will be significantly diminished by express bypass break due to communication conflict. In order to achieve communication optimization with guaranteed system thermal reliability, we propose a dynamic reconfiguration method for logical interconnection topology through task mapping on top of SMART NoC. Active cores are physically decentralized on chip for better heat dissipation, while communication overhead can be reduced by minimized communication conflict and maximized bypass routing. Applicability and effectiveness of the proposed technique can be improved with significant achievements in reducing communication overhead and improving application performance, compared with state-of-the-art techniques.
References
[1]
M.B. Taylor. Is dark silicon useful? harnessing the four horsemen of the coming dark silicon apocalypse. In Proc. of DAC'12.
[2]
Shafique et al. Dark silicon as a challenge for hardware/software co-design: Invited special session paper. In Proc. of CODES+ISSS '14.
[3]
L. Yang et al. Fotonoc: A hierarchical management strategy based on folded lorus-like network-on-chip for dark silicon many-core systems. In Pro. of ASP-DAC'16.
[4]
Lei Yang et al. FoToNoC: A Folded Torus-Like Network-on-Chip based Many-Core Systems-on-Chip in the Dark Silicon Era. IEEE TPDS, 14(5), 2017.
[5]
C. H. O. Chen et al. Smart: A single-cycle reconfigurable noc for soc applications. In Pro. of DATE'13.
[6]
Tushar Krishna et al. Single-cycle multihop asynchronous repeated traversal: A smart future for reconfigurable on-chip networks. Computer, (10):48--55, 2013.
[7]
Tushar Krishna et al. Breaking the on-chip latency barrier using smart. In Pro. of HPCA'13, pages 378--389.
[8]
Xue, Yuankun and Qian, Zhiliang and Wei, Guopeng and Bogdan, Paul and Tsui, Chi-Ying and Marculescu, Radu. An efficient network-on-chip (noc) based multicore platform for hierarchical parallel genetic algorithms. In Proc. of SoC'14, pages 17--24. IEEE, 2014.
[9]
Lei Yang et al. Task Mapping on SMART NoC: Contention Matters, Not the Distance. In Pro. of DAC'17, 2017.
[10]
Tushar Krishna et al. Smart: single-cycle multihop traversals over a shared network on chip. Proc. of Micro'14, 34(3):43--56.
[11]
Bokhari et al. darknoc: Designing energy-efficient network-on-chip with multi-vt cells for dark silicon. In Proc. of DAC'14.
[12]
Anil Kanduri, Mohammad-Hashem Haghbayan, Amir-Mohammad Rahmani, Pasi Liljeberg, Axel Jantsch, and Hannu Tenhunen. Dark silicon aware runtime mapping for many-core systems: A patterning approach. In Proc. of ICCD'15, pages 573--580. IEEE, 2015.
[13]
Shafique et al. The eda challenges in the dark silicon era: Temperature, reliability, and variability perspectives. In Proc. of DAC'14.
[14]
Abhijit Davare et al. Classification, customization, and characterization: Using milp for task allocation and scheduling. EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2006--166, 2006.
[15]
Heng Yu et al. Communication-aware application mapping and scheduling for noc-based mpsocs. In Pro. of ISCAS'10, pages 3232--3235.
[16]
Wei Huang et al. Hotspot: A compact thermal modeling methodology for early-stage vlsi design. IEEE TVLSI, 14(5):501--513, 2006.
Recommendations
3D NOC for many-core processors
With an increasing number of processors forming many-core chip multiprocessors (CMP), there exists a need for easily scalable, high-performance and low-power intra-chip communication infrastructure for emerging systems. In CMPs with hundreds of ...
Comments
Information & Contributors
Information
Published In
October 2017
84 pages
ISBN:9781450351850
DOI:10.1145/3125502
Copyright © 2017 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 15 October 2017
Check for updates
Qualifiers
- Research-article
Funding Sources
- National 863 Program
- Chongqing High-Tech Research Program, China
- National Natural Science Foundation of China (NSFC)
Conference
ESWEEK'17
Acceptance Rates
Overall Acceptance Rate 280 of 864 submissions, 32%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 91Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025
Other Metrics
Citations
Cited By
View all- Chai JFu LXie YSong TYe YLiu BDai LLiu Y(2021)The Performance Analysis of Thermal Effect in Mesh-Based Optical Networks-on-ChipsIEEE Photonics Journal10.1109/JPHOT.2021.310631813:4(1-12)Online publication date: Aug-2021
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in