skip to main content
10.1145/3130218.3130232acmconferencesArticle/Chapter ViewAbstractPublication PagesnocsConference Proceedingsconference-collections
research-article

XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs

Published: 19 October 2017 Publication History

Abstract

In this paper, we propose a method to design low latency and low energy networks for 3D Network-on-Chip (3D-NoC). Recent many-core processors require low-latency interconnection networks since the increasing number of cores limits the network performance. To achieve high performance in such many-core chips, small-world or random networks have been applied in the NoC field. However, the actual diameters and average shortest path lengths (ASPL) of these networks are far from the theoretical lower bound. In this work, we propose an approach based on the graph theory to design ultra low-latency topologies. We introduce a method to design a network that has low values of diameter and ASPL, with configurable upper bound of wire length, called opt ASPL. We also show that irregular topology, such as the topology used in opt ASPL, has a higher average energy consumption than general regular topology like 3D torus. In NoCs, energy budget and link length are limited, and thus such parameters must be carefully considered. Therefore, we introduce a multi-objective optimization for the ASPL and energy consumption called opt A/e which can obtain the Pareto optimal set useful for NoC designers. In a router with 64 nodes per chips and 4 chips stacked with a 3D-NoC, our proposed network optimized for energy consumption has a lower ASPL by 26.8% and a lower energy consumption by 10.9% compared to a 3D torus.

References

[1]
GraphGolf: The order/degree problem competition. http://research.nii.ac.jp/graphgolf/.
[2]
S.F. Al-Sarawi, D. Abbott, and P.D. Franzon. 1998. A review of 3-D packaging technology. Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on 21, 1 (feb 1998), 2--14.
[3]
F. Chaix, I. Fujiwara, and M. Koibuchi. 2016. Suitability of the Random Topology for HPC Applications. In 2016 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP). 301--304.
[4]
Hybrid Memory Cube Consortium. Hybrid Memory Cube Specification 2.0 Hybrid Memory Cube with HMC-30G-VSR PHY. http://www.hybridmemorycube.org/
[5]
S. Das, J. R. Doppa, D. H. Kim, P. P. Pande, and K. Chakrabarty. 2015. Optimizing 3D NoC design for energy efficiency: A machine learning approach. In 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). 705--712.
[6]
Kalyanmoy Deb and Kalyanmoy Deb. 2014. Multi-objective Optimization. Springer US, Boston, MA, 403--449.
[7]
J. Flich, T. Skeie, A. Mejia, O. Lysne, P. Lopez, A. Robles, J. Duato, M. Koibuchi, T. Rokicki, and J. C. Sancho. 2012. A Survey and Evaluation of Topology-Agnostic Deterministic Routing Algorithms. IEEE Transactions on Parallel and Distributed Systems 23, 3 (March 2012), 405--425.
[8]
Michihiro Koibuchi, Hiroki Matsutani, Hideharu Amano, D. Frank Hsu, and Henri Casanova. 2012. A case for random shortcut topologies for HPC interconnects. In ISCA. 177--188.
[9]
D. U. Lee, K. W. Kim, K. W. Kim, K. S. Lee, S. J. Byeon, J. H. Kim, J. H. Cho, J. Lee, and J. H. Chun. 2015. A 1.2 V 8 Gb 8-Channel 128 GB/s High-Bandwidth Memory (HBM) Stacked DRAM With Effective I/O Test Circuits. IEEE Journal of Solid-State Circuits 50, 1 (Jan 2015), 191--203.
[10]
H. Matsutani, M. Koibuchi, I. Fujiwara, T. Kagami, Y. Take, T. Kuroda, P. Bogdan, R. Marculescu, and H. Amano. 2014. Low-latency wireless 3D NoCs via randomized shortcut chips. In 2014 Design, Automation Test in Europe Conference Exhibition (DATE). 1--6.
[11]
Inc. Micron Technology. 3D XPoint Technology. http://www.micron.com/about/innovations/3d-xpoint-technology
[12]
M. Miller and J. Širáň. 2005. Moore graphs and beyond: A survey of the degree/diameter problem. Electronic Journal of Combinatorics DS14 (2005), 1--61, electronic only.
[13]
K. Nakano, D. Takafuji, S. Fujita, H. Matsutani, I. Fujiwara, and M. Koibuchi. 2016. Randomly Optimized Grid Graph for Low-Latency Interconnection Networks. In 2016 45th International Conference on Parallel Processing (ICPP). 340--349.
[14]
Dongkyung Nam and Cheol H. Park. 2000. Multiobjective Simulated Annealing: A Comparative Study to Evolutionary Algorithms. International Journal of Fuzzy Systems 2, 2 (2000).
[15]
C. Sun, C. H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, L. S. Peh, and V. Stojanovic. 2012. DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling. In 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip. 201--210.
[16]
W.Zhong, S.Chen, F.Ma, T.Yoshimura, and S.Goto. 2011. Floor-planning driven Network-on-chip synthesis for 3-D SoCs. In Proceedings of 2011 IEEE International Synposium of Circuits and Systems (ISCAS). 1203--1206.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
NOCS '17: Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip
October 2017
170 pages
ISBN:9781450349840
DOI:10.1145/3130218
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 October 2017

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. 3-D NoCs
  2. Multi-Objective Optimization
  3. Random Networks

Qualifiers

  • Research-article
  • Research
  • Refereed limited

Funding Sources

Conference

NOCS '17
NOCS '17: International Symposium on Networks-on-Chip
October 19 - 20, 2017
Seoul, Republic of Korea

Acceptance Rates

NOCS '17 Paper Acceptance Rate 14 of 44 submissions, 32%;
Overall Acceptance Rate 14 of 44 submissions, 32%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 61
    Total Downloads
  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 15 Feb 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media