skip to main content
10.1145/3135997.3135999acmotherconferencesArticle/Chapter ViewAbstractPublication PagesfpgaworldConference Proceedingsconference-collections
research-article

Synthesis of VLIW Accelerators from Formal Descriptions in a Real-Time Multi-Core Environment

Published: 19 September 2017 Publication History

Abstract

Designing, programming and design space exploration of predictable Real-Time systems on Heterogeneous Multi-Core platforms is a very complex task. The increasing validation costs and time-to-market pressure creates a desire to build systems that are correct by construction.
Formal description based on Model of Computations (MoCs) is a convenient way to create high-level models of such systems. The MoCs provide abstraction and high level modeling through a clear set of rules based on mathematics, which can be used as input for system synthesis. A formal synthesis flow would then ensure that the resulting real-time system is both predictable and correct by construction, provided that all transformations used in the flow can be verified/trusted.
In this paper we show how a Real-Time computation node in an MPSoC system, described using the Synchronous MoC, can be transformed into a VLIW accelerator. The created accelerator is incorporated as a computation node in a heterogeneous multi-core system implemented on an FPGA.

References

[1]
Davidson, S.; "Sailing on a sea of processors," Design & Test of Computers, IEEE, vol.16, pp. 112, Oct-Dec 1999.
[2]
The International Technology Roadmap for Semiconductors (ITRS), System Drivers, 2011, http://www.itrs.net.
[3]
Edward A. Lee and Alberto Sangiovanni-Vincentelli, "Comparing models of computation". In Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, ICCAD '96, pages 234--241, Washington, DC, USA, 1996. IEEE Computer Society.
[4]
S. H. Attarzadeh Niaki, M. Jakobsen, T. Sulonen, and I. Sander. Formal heterogeneous system modeling with SystemC. In Forum on Specification and Design Languages (FDL 2012), pages 160--167, Vienna, Austria, 2012
[5]
S. H. Attarzadeh Niaki and I. Sander. An automated parallel simulation flow for heterogeneous embedded systems. In Proceedings of Design Automation and Test in Europe (DATE '13), pages 27--30, Grenoble, France, March 2013.
[6]
https://forsyde.ict.kth.se/
[7]
J. Öberg, F. Robino, "A NoC System Generator for the Sea-of-Cores Era". In proc. of FPGA World 2011. ACM Digital Libraries.
[8]
https://forsyde.ict.kth.se/noc_generator
[9]
F. Robino and J. Öberg. "The HeartBeat model: a platform abstraction enabling fast prototyping of real-time applications on NoC-based MPSoC on FPGA". In Proc. of ReCoSoC, 2013.
[10]
F. Robino, J. Öberg, "From Simulink to NoC-based MPSoC on FPGA", In Proc. of DATE 2014.
[11]
Vassiliadis, S.; Wong, S.; Gaydadjiev, G.; Bertels, K.; Kuzmanov, G.; Panainte, E.M.; "The MOLEN polymorphic processor", In Transactions on Computers, vol 53; issue 11, 2004.
[12]
Nios II Custom Instruction User Guide, http://www.altera.com
[13]
Matai, J.; Oberg, J.; Irturk, A.; Taemin Kim; Kastner, R. " Trimmed VLIW: Moving application specific processors towards high level synthesis", In Proc. of Electronic System Level Synthesis Conference (ESLsyn), 2012, Page(s): 11--16.
[14]
Bita Gorjiara, Daniel Gajski, "Custom Processor Design Using NISC: A Case-Study on DCT algorithm", In Proc. of the 3rd Workshop on Embedded Systems for Real-Time Multimedia, 2005, Sept. 2005, pp.55--60.
[15]
Jelena Trajkovic, Samar Abdi, Gabriela Nicolescu, and Daniel D. Gajski, "Automated Generation of Custom Processor Core from C Code", In Journal of Electrical and Computer Engineering, Volume 2012 (2012), Article ID 862469, 26 pages, Hindawi Publishing Corporation.
[16]
NISC Technology & Toolset, http://www.ics.uci.edu/~nisc/
[17]
Mathworks. Simulink documentation center. Website. http://www.mathworks.se/help/simulink/.
[18]
P. Caspi et al. "From Simulink to Scade/Lustre to TTA: a layered approach for distributed embedded applications". In Proc. of conf. on Language, compiler, and tool for embedded systems, LCTES, 2003.
[19]
N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud. The synchronous data flow programming language Lustre. Proc. of the IEEE, 1991.
[20]
A. Sangiovanni-Vincentelli. "Quo vadis SLD: Reasoning about trends and challenges of system-level design". IEEE, 95(3):467--506, 2007.
[21]
H. Kopetz and G. Bauer. "The time-triggered architecture". Proceedings of the IEEE, 91(1):112--126, Jan 2003.
[22]
AN908 - Using the dsPIC30F for Vector Control of an ACIM, Microchip.
[23]
D. Guenther, A. Bytyn, R. Leupers, G. Ascheid, "Energy-efficieny of floating-point and fixed-point SIMD cores for MIMO processing systems", In Proc. of SoC Symposium, 2014.
  1. Synthesis of VLIW Accelerators from Formal Descriptions in a Real-Time Multi-Core Environment

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Other conferences
    FPGAworld '17: Proceedings of the 14th FPGAworld Conference
    September 2017
    39 pages
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    In-Cooperation

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 19 September 2017

    Permissions

    Request permissions for this article.

    Check for updates

    Qualifiers

    • Research-article
    • Research
    • Refereed limited

    Conference

    FPGAworld '17
    FPGAworld '17: The FPGAworld conference
    September 19, 2017
    Stockholm, Sweden

    Acceptance Rates

    Overall Acceptance Rate 4 of 6 submissions, 67%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 43
      Total Downloads
    • Downloads (Last 12 months)2
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 14 Feb 2025

    Other Metrics

    Citations

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media