Patrick M. Hefferan
ABSTRACT
This paper describes a family of multiprocessor-based accelerated CAD systems applied to electronic computer aided design. It discusses the product requirements, hardware architecture, system software, and principal applications running on the system. It also elaborates on the market and technology factors that influenced the product's development.
- 1.Robert Hausman and Phil Cannon, "Array Processor Achieves 100 MFLOPS", Computer Design, pp 105-113, February 1984.Google Scholar
- 2.L.N. Dunn, "An Overview of the Design and Verification Subsystem of an Engineering Design System", ACH, IEEE 20th Design Automation Conference Proceeding, Miami Beach, Florida, pp 237-238, June 1983. Google ScholarDigital Library
- 3.A. Mattheus Amatangelo, "The Silicon Foundry: A Customers Perspective", Conference Proceedings of the ADEE, PP 314-330, February, 1985.Google Scholar
- 4.Steve Sapiro and Robert J. Smith, II, Handbook of Design Automation, CAE Systems, Inc., pp 143-145, 1984. Google ScholarDigital Library
- 5.Harold Collett, "CPU Architecture Part I: Problems and Limitations of von Neumann Computers", Digital Design, pp 90-95, November 15, 1984.Google Scholar
- 6.Roy R. Rezac and Leslie Turner Smith, "A Simulation Engine in the Design Environment Part 1: Normal Simulation Methodology and Results", VLSI Design, pp 96-102 November, 1984.Google Scholar
- 7.E.G. Ulrich and T. Baker, "Concurrent Simulation of Nearly Identical Digital Networks". IEEE Computer, pp 39-44, April 1974.Google ScholarCross Ref
Index Terms
- The STE-264 accelerated electronic CAD system
Comments