Kiwon Yoon
ABSTRACT
A non-tree clock network, such as crosslink and mesh, includes some shorted wires to reduce clock skew. A short-circuit current that flows through the shorted wires makes conventional static timing analysis (STA) inapplicable. Transistor-level simulation may be applied but takes long time. We address a fast timing analysis of non-tree clock network. A partial circuit made of drivers, shorted wires, and receivers is extracted and represented as voltagedependent current sources with π-model of RC load. Given voltage waveforms at driver inputs, we calculate the waveform at each shorted node by repeating nodal analysis for each time step; the waveform is represented as piecewise linear function. As the waveform propagates to receiver input via RC tree, the responses for all linear segments are obtained and merged into a full waveform. The waveform at receiver input then passes through receiver to produce a linear waveform at receiver output. Finally, timing parameters from the waveform at receiver output are transferred to STA, such that it utilizes the parameters to analyze the remaining circuit from receiver outputs to clock sinks. Experiments with a few test circuits demonstrate that analysis time is reduced by 10× with only 1% error on average (both in delay and transition time) compared to SPICE.
- T. Singh, J. Bell, and S. Southard, 'Jaguar: A next-generation low-power x86--64 core," in Proc. Int. Solid-State Circuits Conf., Feb. 2013, pp. 52--53.Google Scholar
Cross Ref
- D. Shan et al., "Resonant clock mega-mesh for the IBM z13TM," in Proc. Symp. Very Large Scale Integr. VLSI Circuits, Jun. 2015, pp. C322--C323.Google Scholar
- S. Lu, Z. Zhang, and M. Papaefthymiou, "A 5.5GHz 0.84TOPS/mm2 neural network engine with stream architecture and resonant clock mesh," in Proc. Asia Solid-State Circuits Conf., Nov. 2016, pp. 133--136.Google Scholar
- L.-T. Pang et al., "A shorted global clock design for multi-GHz 3D stacked chips," in Proc. Symp. Very Large Scale Integr. VLSI Circuits, Jun. 2012, pp. 170--171.Google Scholar
- H. Chen et al., "A sliding window scheme for accurate clock mesh analysis," in Proc. Int. Conf. Computer-Aided Design, Nov. 2005, pp. 939--946. Google ScholarDigital Library
- G. Venkataraman et al., "Combinatorial algorithms for fast clock mesh optimization," in Proc. Int. Conf. Computer-Aided Design, Nov. 2006, pp. 563--567. Google ScholarDigital Library
- P. O'brien and T. Savarino, "Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation," in Proc. Int. Conf. Computer-Aided Design, Nov. 1989, pp. 512--515.Google Scholar
- E. Friedman and J. Mulligan, "Ramp input response of RC tree networks," in Proc. Int. ASIC Conf. Exh., Sep. 1996, pp. 63--66.Google Scholar
- ISCAS'85 benchmark circuits. {Online}. Available: http://www.cbl.ncsu.edu/ benchmarks/ISCAS85Google Scholar
- ITC99. {Online}. Available: http://www.cerc.utexas.edu/itc99-benchmarks/bench. htmlGoogle Scholar
- OpenCores. {Online}. Available: http://www.opencores.org/Google Scholar
Index Terms
- Fast Timing Analysis of Non-Tree Clock Network with Shorted Wires
Recommendations
Statistical timing and leakage power analysis of PD-SOI digital circuits
This paper presents a fast statistical static timing and leakage power analysis in Partially-Depleted Silicon-On-Insulator (PD-SOI) CMOS circuits in BSIMSOI3.2 100 nm technology. The proposed timing analysis considers floating body effect on the ...
Fast timing-model independent buffered clock-tree synthesis
DAC '10: Proceedings of the 47th Design Automation ConferenceIn high-performance synchronous chip design, a buffered clock tree with small clock skew is essential for improving clocking speed. Due to the insufficient accuracy of timing models for modern chip design, embedding simulation into a clock-tree ...
Fast Timing-Model Independent Buffered Clock-Tree Synthesis
In high-performance synchronous chip design, a buffered clock tree with small clock skew is essential for improving clocking speed. Due to the insufficient accuracy of timing models for modern chip design, embedding simulation into a clock-tree ...
Comments