Cited By
View all- Du HQin YChen SKang Y(2024)FASA-DRAM: Reducing DRAM Latency with Destructive Activation and Delayed RestorationACM Transactions on Architecture and Code Optimization10.1145/364945521:2(1-27)Online publication date: 21-May-2024
- Dai CLu YLu WLin ZWu XPeng C(2023)Low-Power Single Bitline Load Sense Amplifier for DRAMElectronics10.3390/electronics1219402412:19(4024)Online publication date: 25-Sep-2023
- Rohbani NDarabi SSarbazi-Azad HMartínez JDuato JJohn L(2021)PF-DRAMProceedings of the 48th Annual International Symposium on Computer Architecture10.1109/ISCA52012.2021.00019(126-138)Online publication date: 14-Jun-2021