Haocheng Li
ABSTRACT
Placement is one of the most critical stages in the physical synthesis flow. Circuits with increasing numbers of cells of multi-row height have brought challenges to traditional placers on efficiency and effectiveness. Furthermore, constraints on fence region and routability (e.g., edge spacing, pin access/short) should be considered, besides providing an overlap-free solution close to the global placement (GP) solution and fulfilling the power and ground (P/G) alignments. In this paper, we propose a legalization method for mixed-cell-height circuits by a window-based cell insertion technique and two post-processing network-flow-based optimizations. Compared with the champion of the IC/CAD 2017 Contest, our algorithm achieves 18% and 12% less average and maximum displacement respectively as well as significantly fewer routability violations. Comparing our algorithm with the state-of-the-art algorithms on this problem, there is a 9% improvement in total displacement with 20% less running time.
- X. Xu, N. Shah, A. Evans, S. Sinha, B. Cline, and G. Yeric, "Standard cell library design and optimization methodology for ASAP7 PDK," in Proc. ICCAD, 2017, pp. 999--1004. Google Scholar
Digital Library
- L. Mattii, D. Milojevic, P. Debacker, Y. Sherazi, M. Berekovic, and P. Raghavan, "IR-drop aware design & technology co-optimization for N5 node with different device and cell height options," in Proc. ICCAD, 2017, pp. 89--94. Google ScholarDigital Library
- S.-H. Baek, H.-Y. Kim, Y.-K. Lee, D.-Y. Jin, S.-C. Park, and J.-D. Cho, "Ultra-high density standard cell library using multi-height cell structure," in Proc. SPIE, vol. 7268, 2008.Google Scholar
- M. P.-H. Lin, C.-C. Hsu, and Y.-T. Chang, "Recent research in clock power saving with multi-bit flip-flops," in Proc. MWSCAS, 2011, pp. 1--4.Google Scholar
- D. D. Sherlekar, "Cell architecture for increasing transistor size," Jan. 14 2014, uS Patent 8,631,374.Google Scholar
- Y. Lin, B. Yu, and D. Z. Pan, "Detailed placement in advanced technology nodes: a survey," in Proc. ICSICT, 2016, pp. 836--839.Google ScholarCross Ref
- C.-H. Wang, Y.-Y. Wu, J. Chen, Y.-W. Chang, S.-Y. Kuo, W. Zhu, and G. Fan, "An effective legalization algorithm for mixed-cell-height standard cells," in Proc. ASPDAC, 2017, pp. 450--455.Google Scholar
- P. Spindler, U. Schlichtmann, and F. M. Johannes, "Abacus: fast legalization of standard cell circuits with minimal movement," in Proc. ISPD, 2008, pp. 47--53. Google ScholarDigital Library
- J. Chen, Z. Zhu, W. Zhu, and Y.-W. Chang, "Toward optimal legalization for mixed-cell-height circuit designs," in Proc. DAC, 2017, pp. 52:1--52:6. Google ScholarDigital Library
- B. Yu, X. Xu, J.-R. Gao, Y. Lin, Z. Li, C. Alpert, and D. Z. Pan, "Methodology for standard cell compliance and detailed placement for triple patterning lithography," IEEE TCAD, vol. 34, no. 5, pp. 726--739, May 2015.Google ScholarCross Ref
- Y. Lin, B. Yu, Y. Zou, Z. Li, C. J. Alpert, and D. Z. Pan, "Stitch aware detailed placement for multiple e-beam lithography," Integration, the VLSI Journal, vol. 58, pp. 47--54, 2017.Google ScholarCross Ref
- W.-K. Chow, C.-W. Pui, and E. F. Y. Young, "Legalization algorithm for multiple-row height standard cell design," in Proc. DAC, 2016, pp. 83:1--83:6. Google ScholarDigital Library
- Y. Lin, B. Yu, X. Xu, J.-R. Gao, N. Viswanathan, W.-H. Liu, Z. Li, C. J. Alpert, and D. Z. Pan, "MrDP: Multiple-row detailed placement of heterogeneous-sized cells for advanced nodes," IEEE TCAD, 2017. Google ScholarDigital Library
- J. Vygen, "Algorithms for detailed placement of standard cells," in Proc. DATE, 1998, pp. 321--324. Google ScholarDigital Library
- Y.-Y. Wu and Y.-W. Chang, "Mixed-cell-height detailed placement considering complex minimum-implant-area constraints," in Proc. ICCAD, 2017, pp. 65--72. Google ScholarDigital Library
- N. K. Darav, I. S. Bustany, A. Kennings, and R. Mamidi, "ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks," in Proc. ICCAD, 2017, pp. 867--871. Google ScholarDigital Library
- I. S. Bustany, D. Chinnery, J. R. Shinnerl, and V. Yutsis, "ISPD 2015 benchmarks with fence regions and routing blockages for detailed-routing-driven placement," in Proc. ISPD, 2015, pp. 157--164. Google ScholarDigital Library
- V. Yutsis, I. S. Bustany, D. Chinnery, J. R. Shinnerl, and W.-H. Liu, "ISPD 2014 benchmarks with sub-45nm technology rules for detailed-routing-driven placement," in Proc. ISPD, 2014, pp. 161--168. Google ScholarDigital Library
- N. K. Darav, A. Kennings, A. F. Tabrizi, D. Westwick, and L. Behjat, "Eh? placer: a high-performance modern technology-driven placer," ACM TODAES, vol. 21, no. 3, p. 37, 2016. Google ScholarDigital Library
- Z. Király and P. Kovács, "Efficient implementations of minimum-cost flow algorithms," arXiv preprint arXiv:1207.6381, 2012.Google Scholar
- G. Chen, C.-W. Pui, W.-K. Chow, K.-C. Lam, J. Kuang, E. F. Y. Young, and B. Yu, "RippleFPGA: Routability-driven simultaneous packing and placement for modern FPGAs," IEEE TCAD, 2017.Google Scholar
- Routability-driven and fence-aware legalization for mixed-cell-height circuits
Recommendations
Legalization algorithm for multiple-row height standard cell design
DAC '16: Proceedings of the 53rd Annual Design Automation ConferenceTypical standard cell placement algorithms assume that all cells are of the same height such that cells can be aligned along the placement rows. However, modern standard cell designs are getting more complicated and multiple-row height cell becomes more ...
Fence-Region-Aware Mixed-Height Standard Cell Legalization
GLSVLSI '19: Proceedings of the 2019 on Great Lakes Symposium on VLSIWe propose a fence-region-aware mixed-height standard cell legalization that can optimize the placement of standard cells that have more than a two row height in various shapes of the fence region. The algorithm consists of pre-legalization and mixed-...
Routability-Driven and Fence-Aware Legalization for Mixed-Cell-Height Circuits
2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)Placement is one of the most critical stages in the physical synthesis flow. Circuits with increasing numbers of cells of multi-row height have brought challenges to traditional placers on efficiency and effectiveness. Furthermore, constraints on fence ...
Comments