skip to main content
10.1145/3231053.3231066acmotherconferencesArticle/Chapter ViewAbstractPublication PagesicfndsConference Proceedingsconference-collections
research-article

Multipath routing in a 3D torus network on chip

Published: 26 June 2018 Publication History

Abstract

We propose an efficient multipath routing algorithm for routing multiple data packets in parallel over node-disjoint paths on a 3D torus Network-on-Chip. We show how to build node-disjoint paths between any two nodes of the 3D torus topology and how to use these paths to build routing tables. Analytical performance evaluation results for the proposed multipath routing algorithm are derived. The obtained results have shown that using the proposed multipath routing algorithm allows tolerating much higher traffic loads (between 4 times and 6 times higher), compared to single path routing. These results show the effectiveness of the proposed multipath routing algorithm in reducing communication delays and increasing throughput when transferring large amounts of data in a 3D Network-on-Chip based multi-core system.

References

[1]
L. Benini and G. D. Micheli, Networks on Chips: A New SoC Paradigm, Computer, vol. 35, no. 1, Jan 2002, pp. 70--78.
[2]
L. Benini and G. D. Micheli, Networks on Chips: Technology and Tools, Morgan Kaufmann, 2006.
[3]
M. B. Taylor, W. Lee, S. Amarasinghe, and A. Agarwal, Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures, International Symposium on High-Performance Computer Architecture (HPCA), Anaheim, CA, 2003, pp. 341--353.
[4]
P. Gratz, C. Kim, R. McDonald, S. Keckler, and D. Burger, Implementation and Evaluation of On-Chip Network Architectures, International Conference on Computer Design (ICCD), 2006.
[5]
S. Vangal et al., An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS, IEEE Int'l Solid-State Circuits Conference, Digest of Technical Papers (ISSCC), 2007.
[6]
A. Agarwal, L. Bao, J. Brown, B. Edwards, M. Mattina, C. - C. Miao, C. Ramey, and D. Wentzlaff, Tile Processor: Embedded Multicore for Networking and Multimedia, Hot Chips 19, Stanford, CA, Aug. 2007.
[7]
N. R. Agida et al., Blue Gene/L Torus Interconnection Network, IBM Journal of Research and Development, vol. 45, no. 2/3 March-May 2005, page 265.
[8]
Y. Ajima, S. Sumimoto and T. Shimizu, Tofu: A 6D Mesh/Torus Interconnect for Exascale Computers, Computer, vol. 42, no. 11, 2009, pp. 36--40.
[9]
T. Inoue, The 6D Mesh/Torus Interconnect of K Computer, Fujitsu, Retrieved on May 29, 2018 from: http://www.fujitsu.com/downloads/TC/sc10/interconnect-of-k-computer.pdf
[10]
L. Guo, W. Ho, and P. Guo, Designs of 3D Mesh and Torus Optical Network-on-Chips: Topology, Optical Router and Routing Module, China Communications, vol. 14, no. 5, 2017, pp. 17--29.
[11]
A. Q. Ansari, M. R. Ansari, and M. A. Khan, Modified Quadrant-Based Routing Algorithm for 3D Torus Network-on-Chip Architecture, Perspectives in Science, vol. 8, 2016, pp. 718--721.
[12]
N. Fukase, Y. Miura, S. Watanabe, and M. M. Hafizur Rahman, The Performance Evaluation of a 3D Torus Network Using Partial Link-Sharing Method in NoC Router Buffer, IEICE Transactions on Information & Systems, vol. E100-D, no.10, October 2017, pp. 2478--2492.
[13]
K. Day and A.E. Al-Ayyoub, The Fault Diameter of k-ary n-cube Networks, IEEE Trans. on Parallel and Distributed Systems, vol. 8, no. 9, 1997, pp. 903--907.
[14]
L. Kleinrock, Queuing Systems: Theory, vol. 1, New York: John Wiley, 1975.
[15]
N. Alzeidi, M. Ould-Khaoua and A. Khonsari, A New General Method to Compute Virtual Channels Occupancy Probabilities in Wormhole Networks, Journal of Computer and System Science, vol.74, no. 6, 2008, pp. 1033--1042.

Cited By

View all
  • (2023)Fault-Tolerant Routing With Load Balancing in LeTQ NetworksIEEE Transactions on Dependable and Secure Computing10.1109/TDSC.2021.312662720:1(68-82)Online publication date: 1-Jan-2023

Index Terms

  1. Multipath routing in a 3D torus network on chip

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Other conferences
    ICFNDS '18: Proceedings of the 2nd International Conference on Future Networks and Distributed Systems
    June 2018
    469 pages
    ISBN:9781450364287
    DOI:10.1145/3231053
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 26 June 2018

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. 3D torus
    2. disjoint paths
    3. multipath routing
    4. network-on-chip (NoC)

    Qualifiers

    • Research-article

    Conference

    ICFNDS'18

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)10
    • Downloads (Last 6 weeks)1
    Reflects downloads up to 07 Mar 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2023)Fault-Tolerant Routing With Load Balancing in LeTQ NetworksIEEE Transactions on Dependable and Secure Computing10.1109/TDSC.2021.312662720:1(68-82)Online publication date: 1-Jan-2023

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media