research-article

Design automation methodology and tools for superconductive electronics

Authors:

Massoud Pedram,

Yanzhi WangAuthors Info & Claims

ICCAD '18: Proceedings of the International Conference on Computer-Aided Design

Article No.: 110, Pages 1 - 6

https://doi.org/10.1145/3240765.3243470

Published: 05 November 2018 Publication History

Abstract

Josephson junction-based superconducting logic families have been proposed to implement analog and digital signals, which can achieve low energy dissipation and ultra-fast switching speed. There are two representative technologies: DC-biased RSFQ (rapid single flux quantum) technology and its variants that achieve a verified speed of 370 Ghz, and AC-biased AQFP (adiabatic quantum-flux-parametron) that achieves an energy dissipation near quantum limits. Despite extraordinary characteristics of the superconducting logic families, many technical challenges remain, including the choice of circuit fabrics and architectures that utilize the SFQ technology and the development of effective design automation methodologies and tools. This paper presents our work on developing design flows and tools for DC- and AC-biased SFQ circuits, leveraging unique characteristics and design requirements of the SFQ logic families. More precisely, physical design algorithms, including placement, clock tree routing, and signal routing algorithms targeting RSFQ circuits are presented first. Next, a majority/minority gate-based automatic synthesis framework targeting AQFP logic circuits is described. Finally, experimental results to demonstrate the efficacy of the proposed framework and tools are presented.

References

[1]

{n. d.}. TOP500 Supercomputer Sites. ({n. d.}). https://www.top500.org/ https://www.top500.org/.

[2]

{n. d.}. âĂIJOpen Circuit Design,âĂİ Aug. 2016. ({n. d.}). {Online}.Available:http://opencircuitdesign.com/qrouter/index.html

[3]

Robert Brayton and Alan Mishchenko. 2010. ABC: An Academic Industrial-strength Verification Tool. In Proceedings of the 22Nd International Conference on Computer Aided Verification (CAV'10). Springer-Verlag, Berlin, Heidelberg, 24--40.

Digital Library

[4]

Paul Bunyk, Konstantin Likharev, and Dmitry Zinoviev. 2001. RSFQ technology: Physics and devices. International journal of high speed electronics and systems 11, 01 (2001), 257--305.

[5]

PI Bunyk, A Oliva, VK Semenov, M Bhushan, KK Likharev, JE Lukens, MB Ketchen, and WH Mallison. 1995. High-speed single-flux-quantum circuit using planarized niobium-trilayer Josephson junction technology. Applied physics letters 66, 5 (1995), 646--648.

[6]

John Clarke and Alex I. Braginski. 2004. The SQUID Handbook: Fundamentals and Technology of SQUIDs and SQUID Systems (1 ed.). Wiley-VCH.

[7]

Quentin P Herr, Anna Y Herr, Oliver T Oberg, and Alexander G Ioannidis. 2011. Ultra-low-power superconductor logic. Journal of applied physics 109, 10 (2011), 103903.

[8]

George Karypis and Vipin Kumar. 2000. Multilevel k-way hypergraph partitioning. VLSI design 11, 3 (2000), 285--300.

[9]

Naveen Katam and Massoud Pedram. 2018. Logic Optimization, Complex Cell Design and Retiming of Single Flux Quantum Circuits. IEEE Trans. on Applied Superconductivity (2018).

[10]

Myung-Chul Kim, Dong-Jin Lee, and Igor L Markov. 2012. SimPL: An effective placement algorithm. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31, 1 (2012), 50--60.

Digital Library

[11]

D. E. Kirichenko, S. Sarwana, and A. F. Kirichenko. 2011. Zero Static Power Dissipation Biasing of RSFQ Circuits. IEEE Transactions on Applied Superconductivity 21, 3 (June 2011), 776--779.

[12]

Kun Kong, Yun Shang, and Ruqian Lu. 2010. An optimized majority logic synthesis methodology for quantum-dot cellular automata. IEEE Transactions on Nanotechnology 9, 2 (2010), 170--183.

Digital Library

[13]

Charles Leiserson and James Saxe. 1991. Retiming Synchronous Circuitry. Algorithmica (1991).

Digital Library

[14]

Konstantin K Likharev and Vasilii K Semenov. 1991. RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems. IEEE Transactions on Applied Superconductivity 1, 1 (1991), 3--28.

[15]

Ghasem Pasandi and Massoud Pedram. 2018. RSFQmap: A Novel Technology Mapping Tool for Rapid Single Flux Quantum (RSFQ) Electronics. Proc. of ISCAS (2018).

[16]

Soheil Nazar Shahsavani, Ting-Ru Lin, Alireza Shafaei, Coenrad J Fourie, and Massoud Pedram. 2017. An integrated row-based cell placement and interconnect synthesis tool for large SFQ logic circuits. IEEE Transactions on Applied Superconductivity 27, 4 (2017), 1--8.

[17]

Soheil Nazar Shahsavani, Alireza Shafaei, and Massoud Pedram. 2018. A placement algorithm for superconducting logic circuits based on cell grouping and super-cell placement. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2018. IEEE, 1465--1468.

[18]

Arman Shehabi, Sarah Josephine Smith, Dale A. Sartor, Richard E. Brown, Magnus Herrlin, Jonathan G. Koomey, Eric R. Masanet, Horner Nathaniel, InÃČÂłs Lima Azevedo, Lintner, and William. 2016. United States Data Center Energy Usage Report. Technical Report LBNL-1005775. Lawrence Berkeley National Laboratory. https://eta.lbl.gov/publications/org

[19]

Peter Spindler, Ulf Schlichtmann, and Frank M Johannes. 2008. Kraftwerk2 - A fast force-directed quadratic placement approach using an accurate net model. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27, 8 (2008), 1398--1411.

Digital Library

[20]

Naoki Takeuchi, Dan Ozawa, Yuki Yamanashi, and Nobuyuki Yoshikawa. 2013. An adiabatic quantum flux parametron as an ultra-low-power logic device. Superconductor Science and Technology 26, 3 (2013), 035010.

[21]

Naoki Takeuchi, Yuki Yamanashi, and Nobuyuki Yoshikawa. 2015. Adiabatic quantum-flux-parametron cell library adopting minimalist design. Journal of Applied Physics 117, 17 (5 2015), 173912.

[22]

Sergey K Tolpygo, Vladimir Bolkhovsky, Terence J Weir, Leonard M Johnson, Mark A Gouker, and William D Oliver. 2015. Fabrication process and properties of fully-planarized deep-submicron Nb/Al-AlOx/Nb Josephson junctions for VLSI circuits. IEEE Trans. Appl. Supercond 25, 3 (2015), 1101312.

[23]

Clifford Wolf. 2016. Yosys open synthesis suite. (2016).

[24]

Nobuyuki Yoshikawa and Y Kato. 1999. Reduction of power consumption of RSFQ circuits by inductance-load biasing. Superconductor Science and Technology 12, 11 (1999), 918.

Cited By

Lin QYang SWeng BRen J(2024)A Combinational Logic Optimization Method for Large-Scale SFQ CircuitsIEEE Transactions on Applied Superconductivity10.1109/TASC.2024.345431434:9(1-8)Online publication date: Dec-2024
https://doi.org/10.1109/TASC.2024.3454314
Liu QLing MZhu YRui YWang R(2024)Preventing short violations in clock routing with an SVM classifier before powerplanning and placementMicroelectronics Journal10.1016/j.mejo.2024.106429153(106429)Online publication date: Nov-2024
https://doi.org/10.1016/j.mejo.2024.106429
Krylov GJabbari TFriedman EKrylov GJabbari TFriedman E(2023)EDA for Superconductive ElectronicsSingle Flux Quantum Integrated Circuit Design10.1007/978-3-031-47475-0_14(179-198)Online publication date: 17-Nov-2023
https://doi.org/10.1007/978-3-031-47475-0_14
Show More Cited By

Recommendations

Design Automation Methodology from RTL to Gate-level Netlist and Schematic for RSFQ Logic Circuits
GLSVLSI '20: Proceedings of the 2020 on Great Lakes Symposium on VLSI

The superconducting rapid single flux quantum (RSFQ) logic circuit has the characteristics of high speed and low power consumption, making it an attractive candidate for future supercomputers. However, computer-aided design (CAD) tools for CMOS cannot ...
Unleashing the Power of T1-cells in SFQ Arithmetic Circuits
DAC '24: Proceedings of the 61st ACM/IEEE Design Automation Conference

Rapid single-flux quantum (RSFQ) is one of the most advanced cryogenic superconductive electronics technologies. With orders of magnitude smaller power dissipation, RSFQ is an attractive technology for cloud computing, aerospace electronics, and high-...
Design automation with the TSPC circuit technique: a high-performance wave digital filter

In this paper, we demonstrate how the true single-phase clocking (TSPC) circuit technique is utilized fur a high-speed recursive filter application, with a high degree of design automation. This features a quick netlist generation of integral high-speed ...

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

ICCAD '18: Proceedings of the International Conference on Computer-Aided Design

November 2018

1020 pages

ISBN:9781450359504

DOI:10.1145/3240765

General Chair:
Iris Bahar
Brown Univ. School of Engineering, Providence, RI

Copyright © 2018 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

IEEE-EDS: Electronic Devices Society
IEEE CAS
IEEE CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 November 2018

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ICCAD '18

Sponsor:

IEEE-EDS

ICCAD '18: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN

November 5 - 8, 2018

California, San Diego

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
198
Total Downloads

Downloads (Last 12 months)16
Downloads (Last 6 weeks)2

Reflects downloads up to 28 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Lin QYang SWeng BRen J(2024)A Combinational Logic Optimization Method for Large-Scale SFQ CircuitsIEEE Transactions on Applied Superconductivity10.1109/TASC.2024.345431434:9(1-8)Online publication date: Dec-2024
https://doi.org/10.1109/TASC.2024.3454314
Liu QLing MZhu YRui YWang R(2024)Preventing short violations in clock routing with an SVM classifier before powerplanning and placementMicroelectronics Journal10.1016/j.mejo.2024.106429153(106429)Online publication date: Nov-2024
https://doi.org/10.1016/j.mejo.2024.106429
Krylov GJabbari TFriedman EKrylov GJabbari TFriedman E(2023)EDA for Superconductive ElectronicsSingle Flux Quantum Integrated Circuit Design10.1007/978-3-031-47475-0_14(179-198)Online publication date: 17-Nov-2023
https://doi.org/10.1007/978-3-031-47475-0_14
Jabbari TFriedman E(2022)Surface Inductance of Superconductive StriplinesIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2022.315653369:6(2952-2956)Online publication date: Jun-2022
https://doi.org/10.1109/TCSII.2022.3156533
Ren JTang GWang FLi SQu PGao XYing LYang SLiu BZhang XGao XPeng WWang Z(2022)Superconducting single flux quantum (SFQ) technology for power-efficiency computingCCF Transactions on High Performance Computing10.1007/s42514-022-00114-y4:2(182-210)Online publication date: 21-Jul-2022
https://doi.org/10.1007/s42514-022-00114-y
Krylov GKawa JFriedman E(2021)Design Automation of Superconductive Digital Circuits: A reviewIEEE Nanotechnology Magazine10.1109/MNANO.2021.311321815:6(54-67)Online publication date: Dec-2021
https://doi.org/10.1109/MNANO.2021.3113218
Krylov GFriedman EKrylov GFriedman E(2021)EDA for Superconductive ElectronicsSingle Flux Quantum Integrated Circuit Design10.1007/978-3-030-76885-0_7(95-114)Online publication date: 29-May-2021
https://doi.org/10.1007/978-3-030-76885-0_7
Dejima TTakagi KTakagi N(2020)A Layout Design Flow for RSFQ Circuits Based on Cell Clustering and Mixed Wiring of JTLs and PTLsIEEE Transactions on Applied Superconductivity10.1109/TASC.2020.301492830:7(1-6)Online publication date: Oct-2020
https://doi.org/10.1109/TASC.2020.3014928
Ishida KByun INagaoka IFukumitsu KTanaka MKawakami STanimoto TOno TKim JInoue K(2020)SuperNPU: An Extremely Fast Neural Processing Unit Using Superconducting Logic Devices2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO50266.2020.00018(58-72)Online publication date: Oct-2020
https://doi.org/10.1109/MICRO50266.2020.00018
Nazar Shahsavani SPedram M(2019)A Minimum-Skew Clock Tree Synthesis Algorithm for Single Flux Quantum Logic CircuitsIEEE Transactions on Applied Superconductivity10.1109/TASC.2019.2943930(1-1)Online publication date: 2019
https://doi.org/10.1109/TASC.2019.2943930
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten