skip to main content
10.1145/3240765.3272126guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
research-article

DATC RDF: An Academic Flow from Logic Synthesis to Detailed Routing

Published: 05 November 2018 Publication History

Abstract

In this paper, we present DATC Robust Design Flow (RDF) from logic synthesis to detailed routing. We further include detailed placement and detailed routing tools based on recent EDA research contests. We also demonstrate RDF in a scalable cloud infrastructure. Design methodology and cross-stage optimization research can be conducted via RDF.

References

[1]
Christoph Albrecht. 2005. IWLS 2005 Benchmarks. Retrieved August 20, 2018 from http://iwls.orgliwls200S/benchmarks.html
[2]
Amazon. 2018. Amazon Web Services. Retrieved August 20, 2018 from https://aws.amazon.com
[3]
Berkeley Logic Synthesis and Verification Group. 2012. ABC: A System for Sequential Synthesis and Verification. Retrieved August 20, 2018 from http://www.eecs.berkeley.edu/-alanmi/abc/
[4]
Tung-Chieh Chen, Zhe-Wei Jiang, Tien-Chang Hsu, Hsin-Chen Chen, and Yao-Wen Chang. 2008. NTUplace3: an Analytical Placer for Large-Scale Mixed-Size Designs with Preplaced Blocks and Density Constraints. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. (TCAD) 27, 7 (july 2008), 1228–1240.
[5]
Nima K. Darav, Ismail S. Bustany, Andrew Kennings, and Ravi Mamidi. 2017. ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks. In Proc. Int. Conf. Comput. Aided Design (ICCAD). 867–871.
[6]
DARPA. 2018. DARPA Electronics Resurgence Initiative. Retrieved August 20, 2018 from https://www.darpa.millwork-with-us/electronics-resurgence-initiative
[7]
Jin Hu, Jarrod A Roy, and Igor L Markov. 2010. Completing High-quality Global Routes. In Proc. Int. Symp. Physical Design (ISPD). 35–41.
[8]
IBM. 2018. IBM Cloud. Retrieved August 20, 2018 from https.//www.ibm.com/cloud/
[9]
Jinwook Jung, Iris Hui-Ru Jiang, Gi-Joon Nam, Victor N. Kravets, Laleh Behjat, and Yih-Lang Li. 2016. OpenDesign Flow Database: The infrastructure for VLSI design and design automation research. In Proc. Int. Conf. Comput. Aided Design (ICCAD). 1–6.
[10]
Jinwook Jung, Pei-Yu Lee, Y. Wu, N.K. Darav, I.H. Jiang, V.N. Kravets, L. Behjat, Y. Li, and G. Nam. 2017. DATC RDF: Robust design flow database. In Proc. Int. Conf. Comput. Aided Design (ICCAD). 872–873.
[11]
Andrew B Kahng. 2018. Reducing Time and Effort in IC Implementation: A Roadmap of Challenges and Solutions. In Proc. Design Autom. Conf. (DAC). 1–6.
[12]
Andrew B Kahng, Hyein Lee, and Jiajia Li. 2014. Horizontal Benchmark Extension for Improved Assessment of Physical CAD Research. In Proc. Great Lakes Symposium on VLSI (GLSVLSI). 27–32.
[13]
Myung-Chul Kim, Jin Hu, and Natarajan Viswanathan. 2014. ICCAD-2014 CAD Contest in Incremental Timing-driven Placement and Benchmark Suite. In Proc. Int. Conf. Comput. Aided Design (ICCAD). 361–366.
[14]
Myung-Chul Kim and Igor L Markov. 2012. ComPLx: A Competitive Primal-dual Lagrange Optimization for Global Placement. In Proc. Design Autom. Conf. (DAC). 747–752.
[15]
Wen-Hao Liu, Wei-Chun Kao, Yih-Lang Li, and Kai-Yuan Chao. 2013. NCTU-GR 2.0: Multithreaded Collision-Aware Global Routing With Bounded-Length Maze Routing. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (TCAD) 32, 5 (May 2013), 709–722.
[16]
Stefanus Mantik, Gracieli Posser, Wing-Kai Chow, Yixiao Ding, and Wen-Hao Liu. 2018. ISPD 2018 Initial Detailed Routing Contest and Benchmarks. In Proc. Int. Symp. Physical Design (ISPD). 140–143.
[17]
Dirk Merkel. 2014. Docker: lightweight Linux containers for consistent development and deployment. Linux Journal 2014, 239 (May 2014), 2.
[18]
Mathias Meyer. 2014. Continuous integration and its tools. IEEE software 31, 3 (April 2014), 14–16.
[19]
Microsoft. 2018. Microsoft Azure Cloud Computing Platform & Services. Retrieved August 20, 2018 from https://azure.microsoft.com/en-us/
[20]
Gi-Joon Nam, Charles J Alpert, Paul Villarrubia, Bruce Winter, and Mehmet Yildiz. 2005. The ISPD-2005 Placement Contest and Benchmark Suite. In Proc. Int. Symp. Physical Design (ISPD). 216–220.
[21]
Gi-Joon Nam, Cliff Sze, and Mehmet Yildiz. 2008. The ISPD Global Routing Benchmark Suite. In Proc. Int. Symp. Physical Design (ISPD). 156–159.
[22]
Muhammet Mustafa Ozdal, Chirayu Amin, Andrey Ayupov, Steven M Burns, Gustavo R Wilke, and Cheng Zhuo. 2012. The ISPD-2012 Discrete Cell Sizing Contest and Benchmark Suite. In Proc. Int. Symp. on Physical Design (ISPD). 161–164.
[23]
Muhammet Mustafa Ozdal, Chirayu Amin, Andrey Ayupov, Steven M Burns, Gustavo R Wilke, and Cheng Zhuo. 2013. An Improved Benchmark Suite for the ISPD-2013 Discrete Cell Sizing Contest. In Proc. Int. Symp. on Physical Design (ISPD). 168–170.
[24]
Synopsys 2016. Design Compiler User Guide. Synopsys.
[25]
TAU. 2017. TAU Contest 2017. Retrieved August 20, 2018 from https://sites.google.com/site/taucontest2017
[26]
Vinay Vashishtha, Manoj Vangala, and Lawrence T Clark. 2017. ASAP7 predictive design kit development and cell design technology co-optimization. In Proc. Int. Conf. Comput. Aided Design (ICCAD). 992–998.
[27]
Xiaoqing Xu, Nish Shah, Andrew Evans, Saurabh Sinha, Brian Cline, and Greg Yeric. 2017. Standard cell library design and optimization methodology for ASAP7 PDK. In Proc. Int. Conf. Comput. Aided Design (ICCAD). 999–1004.
[28]
Wenlong Yang, Lingli Wang, and Alan Mishchenko. 2012. Lazy man's logic synthesis. In Proc. Int. Conf. Comput. Aided Design (ICCAD). 597–604.
[29]
Ziran Zhu, Xingquan Li, Yuhang Chen, Jianli Chen, Wenxing Zhu, and Yao-Wen Chang. 2018. Mixed-cell-height legalization considering technology and region constraints. In Proc. Int. Conf. Comput. Aided Design (ICCAD).
[30]
Stefanus Mantik, Gracieli Posser, Wing-Kai Chow, Yixiao Ding, and Wen-Hao Liu. 2018. ISPD 2018 Initial Detailed Routing Contest and Benchmarks. In Proc. Int. Symp. on Physical Design (ISPD). 140–143.

Cited By

View all
  • (2023)Invited Paper: IEEE CEDA DATC Emerging Foundations in IC Physical Design and MLCAD Research2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD57390.2023.10323736(1-7)Online publication date: 28-Oct-2023
  • (2021)Still Benchmarking After All These YearsProceedings of the 2021 International Symposium on Physical Design10.1145/3439706.3446885(47-52)Online publication date: 22-Mar-2021
  • (2021)OpenTimer v2: A New Parallel Incremental Timing Analysis EngineIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.300731940:4(776-789)Online publication date: Apr-2021
  • Show More Cited By

Index Terms

  1. DATC RDF: An Academic Flow from Logic Synthesis to Detailed Routing
          Index terms have been assigned to the content through auto-classification.

          Recommendations

          Comments

          Information & Contributors

          Information

          Published In

          cover image Guide Proceedings
          2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
          Nov 2018
          939 pages

          Publisher

          IEEE Press

          Publication History

          Published: 05 November 2018

          Permissions

          Request permissions for this article.

          Qualifiers

          • Research-article

          Contributors

          Other Metrics

          Bibliometrics & Citations

          Bibliometrics

          Article Metrics

          • Downloads (Last 12 months)0
          • Downloads (Last 6 weeks)0
          Reflects downloads up to 17 Jan 2025

          Other Metrics

          Citations

          Cited By

          View all
          • (2023)Invited Paper: IEEE CEDA DATC Emerging Foundations in IC Physical Design and MLCAD Research2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD57390.2023.10323736(1-7)Online publication date: 28-Oct-2023
          • (2021)Still Benchmarking After All These YearsProceedings of the 2021 International Symposium on Physical Design10.1145/3439706.3446885(47-52)Online publication date: 22-Mar-2021
          • (2021)OpenTimer v2: A New Parallel Incremental Timing Analysis EngineIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.300731940:4(776-789)Online publication date: Apr-2021
          • (2021)OpenTimer v2: A Parallel Incremental Timing Analysis EngineIEEE Design & Test10.1109/MDAT.2021.304917738:2(62-68)Online publication date: Apr-2021
          • (2021)DATC RDF-2021: Design Flow and Beyond ICCAD Special Session Paper2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)10.1109/ICCAD51958.2021.9643553(1-6)Online publication date: 1-Nov-2021
          • (2020)Open-Source EDA: If We Build It, Who Will Come?2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)10.1109/VLSI-SOC46417.2020.9344073(1-6)Online publication date: 5-Oct-2020
          • (2019)ISPD 2019 Initial Detailed Routing Contest and Benchmark with Advanced Routing RulesProceedings of the 2019 International Symposium on Physical Design10.1145/3299902.3311067(147-151)Online publication date: 4-Apr-2019
          • (2019)Looking Into the Mirror of Open Source: Invited Paper2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD45719.2019.8942131(1-8)Online publication date: Nov-2019

          View Options

          View options

          Media

          Figures

          Other

          Tables

          Share

          Share

          Share this Publication link

          Share on social media