Xiaohui Wei
ABSTRACT
Due to process variation, different cores of multi-core processors will generate frequency heterogeneity, and the difference in frequency will cause difference in the speed of executing instructions. The existing multi-core processor scheduling algorithms do not take the process variation into account, and ignore the deviation in the manufacturing process. This paper proposes a frequency-heterogeneous scheduling algorithm MFF (Max-Fast-First), which allocates long time-consuming tasks to cores with high frequency and assigns short time-consuming tasks to cores with low frequency, thus shortening the total operation time. The experimental results show that the MFF algorithm reduces the running time by 17.87% compared to the dynamic Min-Min algorithm, and it reduces the running time by 9.10% compared to the CATS(Criticality-Aware Task Scheduler) algorithm. At the same time, the running time of the MFF algorithm is less affected by the process variation, which is better than dynamic Min-Min and CATS to process variation.
- Teodorescu R, Torrellas J. Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors{C}// International Symposium on Computer Architecture. IEEE, 2008:363--374. Google Scholar
Digital Library
- Borkar S, Karnik T, Narendra S, et al. Parameter variations and impact on circuits and microarchitecture{C}// Design Automation Conference, 2003. Proceedings. IEEE, 2003:338--342. Google ScholarDigital Library
- Liu Y, Jia P, Yang Y. Scheduling of fork-join tasks on multi-core processors to avoid communication conflict{C}// TENCON 2015 - 2015 IEEE Region 10 Conference. IEEE, 2016:1--6.Google Scholar
- H. S. Chwa, J. Lee, K.-M. Phan, A. Easwaran, and I. Shin, "Global edf schedulability analysis for synchronous parallel tasks on multicore platforms," in Proc. of ECRTS, 2013. Google ScholarDigital Library
- A. Melani, M. Bertogna, V. Bonifaci, A. Marchetti-Spaccamela, and G. Buttazzo, "Response-time analysis of conditional dag tasks in multiprocessor systems," in Proc. of ECRTS, 2015. Google ScholarDigital Library
- V. Bonifaci, A. Marchetti-Spaccamela, S. Stiller, and A. Wiese, "Feasibility analysis in the sporadic dag task model," in Proc. of ECRTS, 2013. Google ScholarDigital Library
- S. Baruah, "Improved multiprocessor global schedulability analysis of sporadic dag task systems," in Proc. of ECRTS, 2014. Google ScholarDigital Library
- S. Baruah, V. Bonifaci, A. Marchetti-Spaccamela, L. Stougie, and A. Wiese, "A generalized parallel task model for recurrent real-time processes," in Proc. of RTSS, 2012. Google ScholarDigital Library
- I. A. Moschakis and H. D. Karatza, "A meta-heuristic optimization approach to the scheduling of bag-of-tasks applications on heterogeneous clouds with multi-level arrivals and critical jobs,"Simulation Modelling Practice and Theory, vol. 57, pp. 1--25, 2015.Google ScholarCross Ref
- https://baike.baidu.com/item/cloudsim/2412165?fr=aladdinGoogle Scholar
- Chen H, Wang F, Na H, et al. User-priority guided Min-Min scheduling algorithm for load balancing in cloud computing{C}// Parallel Computing Technologies. IEEE, 2013:1--8.Google Scholar
- Chronaki K, Rico A, Casas M, et al. Task Scheduling Techniques for Asymmetric Multi-core Systems{J}. IEEE Transactions on Parallel & Distributed Systems, 2017, PP(99):1--1.Google Scholar
- A.Srivastava, Sylvester, and D. Blaauw. Statistical Analysis and Optimization for VLSI: Timing and Power. Springer, 2005.Google Scholar
Index Terms
- Multi-Core Processor Scheduling Algorithm under The Influence Of Process Variation
Recommendations
Scheduling for Multi-core Processor under Process and Temperature Variation
MCSOC '12: Proceedings of the 2012 IEEE 6th International Symposium on Embedded Multicore SoCsChip temperature has become an important constraint for achieving high performance on multi-core processors with the popularity of dynamic thermal management techniques such as throttling that slow down the CPU speed. Meanwhile, the within-die process ...
Efficient Scheduling Mechanism for Performance-Heterogeneous Multi-core Processor
ICDH '14: Proceedings of the 2014 5th International Conference on Digital HomeMulti-core processor architectures are increasingly being used in high-performance computing environment because heterogeneous characteristics of the processor cores can play an important role in the performance of multicore processors. In the paper, we ...
An Implementation of Parallel 1-D FFT Using AVX Instructions on Multi-core Processors
IWIA '12: Proceedings of the 2012 International Workshop on Innovative Architecture for Future Generation Processors and SystemsIn this paper, we propose an implementation of a parallel one-dimensional fast Fourier transform (FFT) using Intel Advanced Vector Extensions (AVX) instructions on multi-core processors. The combination of vectorization and a block six-step FFT ...
Comments