Bradford J. Rodriguez
- 1.Bell, James R., "Threaded Code," Communications of the ACM, Vol. 16 No. 6 (June 1973), pp. 370-372. Google Scholar
Digital Library
- 2.Dewar, Robert B. K., "Indirect Threaded Code," Communications of the ACM, Vol. 18 No. 6 (June 1975), pp. 330-331. Google ScholarDigital Library
- 3.Hennessy, John L. and Patterson, David A., Computer Architecture.' A Quantitative Approach, Morgan Kaufmann Publishers, San Mate, o, CA (1990). Google ScholarDigital Library
- 4.Koopman, Philip J., Stack Computers.' the new wave, Ellis Horwood Lid., Chichestcr. England (1989). Google ScholarDigital Library
- 5.Rible, John, "QS2: RiSCing it all," Proceedings of the 1991 FORML Conference, Forth Interest Group, Oakland. CA (1991), pp. 156-159.Google Scholar
- 6.Stallings, William. Computer Organization and Architecture, Macmillan Publishing Co., New York (1987). Google ScholarDigital Library
Index Terms
- A minimal TTL processor for architecture exploration
Recommendations
Reducing Power and Energy Overhead in Instruction Prefetching for Embedded Processor Systems
Instruction prefetching is an effective way to improve performance of the pipelined processors. However, existing instruction prefetching schemes increase performance with a significant energy sacrifice, making them unsuitable for embedded and ...
Evaluate the performance changes of processor simulator benchmarks When context switches are incorporated
SIGAda '06: Proceedings of the 2006 annual ACM SIGAda international conference on AdaBuilding state-of-the-art processors is expensive and time consuming. Once the design is finalized and implemented, simulations are used to evaluate functionality and performance of the system. The Sim-alpha processor simulator is one of the most ...
Teaching computer architecture with a new superscalar processor emulator
ITiCSE '99: Proceedings of the 4th annual SIGCSE/SIGCUE ITiCSE conference on Innovation and technology in computer science educationCurrent computers use several techniques to improve performance such as cache memories, pipeline and multiple instruction issue per cycle. Using a real computer to teach these concepts is actually impractical, because these computers are designed to be ...
Comments