Cited By
View all- Gugale HGulur NMarathe YJohn LSarkar VKim H(2020)ATTC (@C)Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques10.1145/3410463.3414653(481-492)Online publication date: 30-Sep-2020
Do-It-Yourself Virtual Memory Translation
Pages 1 - 12
Abstract
In this paper, we introduce the Do-It-Yourself virtual memory translation (DVMT) architecture as a flexible complement for current hardware-fixed translation flows. DVMT decouples the virtual-tophysical mapping process from the access permissions, giving applications freedom in choosing mapping schemes, while maintaining security within the operating system. Furthermore, DVMT is designed to support virtualized environments, as a means to collapse the costly, hardware-assisted two-dimensional translations. We describe the architecture in detail and demonstrate its effectiveness by evaluating several different DVMT schemes on a range of virtualized applications with a model based on measurements from a commercial system. We show that different DVMT configurations preserve the native performance, while achieving speedups of 1.2x to 2.0x in virtualized environments.
References
[1]
E. Bugnion, S. Devine, K. Govil and M. Rosenblum. 1997. Disco: running commodity operating systems on scalable multiprocessors. In Proceedings of the sixteenth ACM symposium on Operating systems principles (SOSP '97), William M. Waite (Ed). ACM, New York, NY, USA, 143--156.
[2]
A. Gillen and J. Vela, "Green IT: Virtualization Delivers Energy and Carbon Emissions Reductions," IDC, 2016.
[3]
M. Shahbaz, S. Choi, B. Pfaff, C. Kim, N. Feamster, N. McKeown, and J. Rexford. 2016. PISCES: A Programmable, Protocol-Independent Software Switch. In Proceedings of the 2016 ACM SIGCOMM Conference (SIGCOMM '16). ACM, New York, NY, USA, 525--538.
[4]
B. Cronkite-Ratcliff, A. Bergman, S. Vargaftik, M. Ravi, N. McKeown, I. Abraham, and I. Keslassy. 2016. Virtualized Congestion Control. In Proceedings of the 2016 ACM SIGCOMM Conference (SIGCOMM '16). ACM, New York, NY, USA, 230--243.
[5]
Software Principals for Advanced Networking. (n.d.). Retrieved June 5, 2017 from http://span.cs.berkeley.edu.
[6]
A. Tai, M. Wei, M. J. Freedman, I. Abraham, and D. Malkhi. 2016. Replex: a scalable, highly available multiindex data store. In Proceedings of the 2016 USENIX Conference on Usenix Annual Technical Conference (USENIX ATC '16). USENIX Association, Berkeley, CA, USA, 337--350.
[7]
H. Howard, D. Malkhi and A. Spiegelman, "Flexible paxos: Quorum intersection revisited," arXiv preprint arXiv:1608.06696, 2016.
[8]
VMware Research Hillview. 2017. Retrieved June 15, 2017 from https://research.vmware.com/projects/hillview.
[9]
Stanford DAWN. 2017. Retrieved June 4, 2017 from http://dawn.cs.stanford.edu/.
[10]
D. Gunning. Explainable Artificial Intelligence (XAI). DARPA, 2016. http://www.darpa.mil/program/explainable-artificialintelligence
[11]
S. Maass, C.Min, S. Kashyap, W. Kang, M. Kumar and T. Kim, 2017. "Mosaic: Processing a Trillion-Edge Graph on a Single Machine," in Proceedings of the Twelfth European Conference on Computer Systems (EuroSys '17). ACM, New York, NY, USA, 527--543.
Recommendations
Do-It-Yourself Virtual Memory Translation
ISCA'17In this paper, we introduce the Do-It-Yourself virtual memory translation (DVMT) architecture as a flexible complement for current hardware-fixed translation flows. DVMT decouples the virtual-to-physical mapping process from the access permissions, ...
Do-It-Yourself Virtual Memory Translation
ISCA '17: Proceedings of the 44th Annual International Symposium on Computer ArchitectureIn this paper, we introduce the Do-It-Yourself virtual memory translation (DVMT) architecture as a flexible complement for current hardware-fixed translation flows. DVMT decouples the virtual-to-physical mapping process from the access permissions, ...
Large pages and lightweight memory management in virtualized environments: can you have it both ways?
MICRO-48: Proceedings of the 48th International Symposium on MicroarchitectureLarge pages have long been used to mitigate address translation overheads on big-memory systems, particularly in virtualized environments where TLB miss overheads are severe. We show, however, that far from being a panacea, large pages are used ...
Comments
Information & Contributors
Information
Published In
July 2018
133 pages
ISSN:0163-5980
DOI:10.1145/3273982
- Editors:
- Mark Silberstein,
- Christopher J. Rossbach
Copyright © 2018 Author.
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 28 August 2018
Published in SIGOPS Volume 52, Issue 1
Check for updates
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 321Total Downloads
- Downloads (Last 12 months)11
- Downloads (Last 6 weeks)1
Reflects downloads up to 03 Mar 2025
Other Metrics
Citations
Cited By
View all- Gugale HGulur NMarathe YJohn LSarkar VKim H(2020)ATTC (@C)Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques10.1145/3410463.3414653(481-492)Online publication date: 30-Sep-2020
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in